

## 4M-WORD BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE

### UNBUFFERED TYPE

#### Description

The MC-454AD645 is a 4,194,304 words by 64 bits synchronous dynamic RAM module on which 16 pieces of 16M SDRAM:  $\mu$ PD4516821A are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

#### Features

- 4,194,304 words by 64 bits organization
- Clock frequency and clock access time

Family	/CAS latency	Clock frequency (MAX.)	Clock access time (MAX.)	Power consumption (MAX.)	
				Active	Standby
MC-454AD645F-A80	CL = 3	125 MHz	6 ns	5,414 mW	115.2 mW (CMOS level input)
	CL = 2	83 MHz	7 ns	4,406 mW	
MC-454AD645F-A10	CL = 3	100 MHz	7 ns	4,550 mW	
	CL = 2	77 MHz	8 ns	3,686 mW	
MC-454AD645F-A12	CL = 3	83 MHz	8 ns	3,974 mW	
	CL = 2	67 MHz	9 ns	3,110 mW	
MC-454AD645FA-A10B	CL = 3	100 MHz	7 ns	3,686 mW	
	CL = 2	77 MHz	8 ns	3,398 mW	

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Dual internal banks controlled by BA0 (Bank Select)
- Programmable burst-length: 1, 2, 4, 8 and full page
- Programmable wrap sequence (sequential / interleave)
- Programmable /CAS latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- All DQs have  $10\ \Omega \pm 10\%$  of series resistor
- Single  $3.3\ \text{V} \pm 0.3\ \text{V}$  power supply
- LVTTTL compatible
- 2,048 refresh cycles / 32 ms
- Burst termination by Burst Stop command and Precharge command
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Unbuffered type
- Serial PD


The information in this document is subject to change without notice.

**Ordering Information**

Part number	Clock frequency (MAX.)	Package	Mounted devices
MC-454AD645F-A80	125 MHz	168-pin Dual In-line Memory Module (Socket Type) Edge connector : Gold plated 29.21 mm (1.15 inch) height	16 pieces of $\mu$ PD4516821AG5 (400 mil TSOP (II)) [Double side]
MC-454AD645F-A10	100 MHz		
MC-454AD645F-A12	83 MHz		
MC-454AD645FA-A10B	100 MHz		16 pieces of $\mu$ PD4516821AG5 (Rev. P) (400 mil TSOP (II)) [Double side]

Pin Configuration







168-pin Dual In-line Memory Module Socket Type (Edge connector: Gold plated)  
 [MC-454AD645F, MC-454AD645FA]



/xxx indicates active low signal.

- A0 - A10 : Address Inputs  
[Row : A0 - A10, Column : A0 - A8]
- BA0 (A11) : SDRAM Bank Select
- DQ0 - DQ63 : Data Inputs / Outputs
- CLK0 - CLK3 : Clock Input
- CKE0, CKE1 : Clock Enable Input
- /CS0 - /CS3 : Chip Select Input
- /RAS : Row Address Strobe
- /CAS : Column Address Strobe
- /WE : Write Enable
- DQMB0 - DQMB7 : DQ Mask Enable
- SA0 - SA2 : Address Input for EEPROM
- SDA : Serial Data I/O for PD
- SCL : Clock Input for PD
- Vcc : Power Supply
- Vss : Ground
- NC : No Connection

Block Diagram



- Remarks 1.** The value of all resistors is 10 Ω except CKE1.
- 2.** D0 - D15 : μPD4516821A (1M words × 8 bits × 2 banks)

**Electrical Specifications**

- All voltages are referenced to V<sub>SS</sub> (GND).
- After power up, wait more than 100  $\mu$ s and then, execute power on sequence and auto refresh before proper device operation is achieved.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V <sub>CC</sub>		-1.0 to +4.6	V
Voltage on input pin relative to GND	V <sub>T</sub>		-1.0 to +4.6	V
Short circuit output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		16	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>sig</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub>		3.0	3.3	3.6	V
High level input voltage	V <sub>IH</sub>	MC-454AD645F	2.0		4.6	V
		MC-454AD645FA	2.0		V <sub>CC</sub> +0.3	
Low level input voltage	V <sub>IL</sub>		-0.3		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A10, BA0 (A11), /RAS, /CAS, /WE			80	pF
	C <sub>I2</sub>	CLK0 - CLK3			36	
	C <sub>I3</sub>	CKE0, CKE1			50	
	C <sub>I4</sub>	/CS0 - /CS3			34	
	C <sub>I5</sub>	DQMB0 - DQMB7			15	
★ Data input / output capacitance	C <sub>I/O</sub>	DQ0 - DQ63	MC-454AD645F		15	pF
			MC-454AD645FA		20	

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

[MC-454AD645F]

Parameter	Symbol	Test condition	Grade	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC(MIN)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A80	1,024	mA	1
				-A10	944		
				-A12	944		
			/CAS latency = 3	-A80	1,064		
				-A10	984		
				-A12	984		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns		48	mA		
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞		32			
Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.		400	mA		
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.		96			
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns		48	mA		
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞		32			
Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.		448	mA		
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.		160			
Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A80	1,224	mA	2
				-A10	1,024		
				-A12	864		
			/CAS latency = 3	-A80	1,504		
				-A10	1,264		
				-A12	1,104		
Refresh current	I <sub>CC5</sub>	t <sub>RC</sub> = 100 ns, t <sub>CK</sub> = MIN.		944	mA	3	
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V		32	mA		
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V, All other pins not under test = 0 V	-80	+80	μA		
Input leakage current (CKE1)			-500	+500			
Output leakage current	I <sub>O(L)</sub>	D <sub>OUT</sub> is disabled, V <sub>O</sub> = 0 to 3.6 V	-10	+10	μA		
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -2.0 mA	2.4		V		
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +2.0 mA		0.4	V		

- Notes**
- I<sub>CC1</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC1</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.

[MC-454AD645FA]


Parameter	Symbol	Test condition	Grade	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A10B	944	mA	1
			/CAS latency = 3	-A10B	984		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns			48	mA	
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞			32		
Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN.)</sub> , Input signals are changed one time during 30 ns.			400	mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			96		
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns			48	mA	
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞			32		
Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN.)</sub> , Input signals are changed one time during 30 ns.			448	mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			192		
Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN.)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A10B	904	mA	2
			/CAS latency = 3	-A10B	1,024		
Refresh current	I <sub>CC5</sub>	t <sub>RC</sub> = 100 ns, t <sub>CK</sub> = MIN.			944	mA	3
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V			16	mA	
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V, All other pins not under test = 0 V		-16	+16	μA	
Input leakage current (CKE1)				-500	+500		
Output leakage current	I <sub>O(L)</sub>	D <sub>OUT</sub> is disabled, V <sub>O</sub> = 0 to 3.6 V		-3	+3	μA	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -4.0 mA		2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +4.0 mA			0.4	V	

- Notes**
- I<sub>CC1</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC1</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.
  - I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.
  - I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.

**AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)**

**AC Characteristics Test Conditions**

- AC measurements assume  $\tau = 1$  ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- If  $\tau$  is longer than 1 ns, reference level for measuring timing of input signals is  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$ .
- An access time is measured at 1.4 V.






Synchronous Characteristics

[MC-454AD645F]

Parameter		Symbol	-A80		-A10		-A12		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t <sub>CK3</sub>	8	(125 MHz)	10	(100 MHz)	12	(83 MHz)	ns	
	/CAS latency = 2	t <sub>CK2</sub>	12	(83 MHz)	13	(77 MHz)	15	(67 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		6		7		8	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		7		8		9	ns	1
CLK high level width		t <sub>CH</sub>	3		3.5		4		ns	
CLK low level width		t <sub>CL</sub>	3		3.5		4		ns	
Data-out hold time		t <sub>OH</sub>	3		3		3		ns	1
Data-out low-impedance time		t <sub>LZ</sub>	0		0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t <sub>HZ3</sub>	3	6	3	7	3	8	ns	
	/CAS latency = 2	t <sub>HZ2</sub>	3	7	3	8	3	9	ns	
Data-in setup time		t <sub>DS</sub>	2.0		2.5		3.0		ns	
Data-in hold time		t <sub>DH</sub>	1.0		1.0		1.5		ns	
Address setup time		t <sub>AS</sub>	2.0		2.5		3.0		ns	
Address hold time		t <sub>AH</sub>	1.0		1.0		1.5		ns	
CKE setup time		t <sub>CKS</sub>	2.0		2.5		3.0		ns	
CKE hold time		t <sub>CKH</sub>	1.0		1.0		1.5		ns	
CKE setup time (Power down exit)		t <sub>CKSP</sub>	2.0		2.5		3.0		ns	
Command (/CS0 - /CS3, /RAS, /CAS, /WE, DQMB0 - DQMB7) setup time		t <sub>CMS</sub>	2.0		2.5		3.0		ns	
Command (/CS0 - /CS3, /RAS, /CAS, /WE, DQMB0 - DQMB7) hold time		t <sub>CMH</sub>	1.0		1.0		1.5		ns	

Note 1. Output load




Remark These specifications are applied to the monolithic device.

[MC-454AD645FA]

Parameter		Symbol	-A10B		Unit	Note
			MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t <sub>CK3</sub>	10	(100 MHz)	ns	
	/CAS latency = 2	t <sub>CK2</sub>	13	(77 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		7	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		8	ns	1
CLK high level width		t <sub>CH</sub>	3.5		ns	
CLK low level width		t <sub>CL</sub>	3.5		ns	
Data-out hold time		t <sub>OH</sub>	3		ns	1
Data-out low-impedance time		t <sub>LZ</sub>	0		ns	
Data-out high-impedance time	/CAS latency = 3	t <sub>HZ3</sub>	3	7	ns	
	/CAS latency = 2	t <sub>HZ2</sub>	3	8	ns	
Data-in setup time		t <sub>DS</sub>	2.5		ns	
Data-in hold time		t <sub>DH</sub>	1.0		ns	
Address setup time		t <sub>AS</sub>	2.5		ns	
Address hold time		t <sub>AH</sub>	1.0		ns	
CKE setup time		t <sub>CKS</sub>	2.5		ns	
CKE hold time		t <sub>CKH</sub>	1.0		ns	
CKE setup time (Power down exit)		t <sub>CKSP</sub>	2.5		ns	
Command (/CS0 - /CS3, /RAS, /CAS, /WE, DQMB0 - DQMB7) setup time		t <sub>CMS</sub>	2.5		ns	
Command (/CS0 - /CS3, /RAS, /CAS, /WE, DQMB0 - DQMB7) hold time		t <sub>CMH</sub>	1.0		ns	

**Note 1.** Output load



**Remark** These specifications are applied to the monolithic device.

Asynchronous Characteristics

[MC-454AD645F]

Parameter	Symbol	-A80		-A10		-A12		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
REF to REF/ACT command period	t <sub>RC</sub>	80		90		90		ns	
ACT to PRE command period	t <sub>RAS</sub>	48	120,000	60	120,000	60	120,000	ns	
PRE to ACT command period	t <sub>RP</sub>	24		26		30		ns	
Delay time ACT to READ/WRITE command	t <sub>RCD</sub>	24		26		30		ns	
ACT (0) to ACT (1) command period	t <sub>RRD</sub>	16		20		24		ns	
Data-in to PRE command period	t <sub>DPL</sub>	8		10		12		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3	t <sub>DAL3</sub>	1CLK +24		1CLK +26		1CLK +30	ns	
	/CAS latency = 2	t <sub>DAL2</sub>	1CLK +24		1CLK +26		1CLK +30	ns	
Mode register set cycle time	t <sub>RSC</sub>	2		2		2		CLK	
Transition time	t <sub>T</sub>	0.5	30	1	30	1	30	ns	
Refresh time	t <sub>REF</sub>		32		32		32	ms	

[MC-454AD645FA]

Parameter	Symbol	-A10B		Unit	Note
		MIN.	MAX.		
REF to REF/ACT command period	t <sub>RC</sub>	90		ns	
ACT to PRE command period	t <sub>RAS</sub>	60	120,000	ns	
PRE to ACT command period	t <sub>RP</sub>	26		ns	
Delay time ACT to READ/WRITE command	t <sub>RCD</sub>	26		ns	
ACT (0) to ACT (1) command period	t <sub>RRD</sub>	20		ns	
Data-in to PRE command period	t <sub>DPL</sub>	10		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3	t <sub>DAL3</sub>	1CLK+26	ns	
	/CAS latency = 2	t <sub>DAL2</sub>	1CLK+26	ns	
Mode register set cycle time	t <sub>RSC</sub>	2		CLK	
Transition time	t <sub>T</sub>	1	30	ns	
Refresh time	t <sub>REF</sub>		32	ms	

Serial PD

[MC-454AD645F]

(1/2)

Byte No.	Function Described		Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
0	Defines the number of bytes written into serial PD memory		80H	1	0	0	0	0	0	0	0	128 bytes
1	Total number of bytes of serial PD memory		08H	0	0	0	0	1	0	0	0	256 bytes
2	Fundamental memory type		04H	0	0	0	0	0	1	0	0	SDRAM
3	Number of rows		0BH	0	0	0	0	1	0	1	1	11 rows
4	Number of columns		09H	0	0	0	0	1	0	0	1	9 columns
5	Number of banks		02H	0	0	0	0	0	0	1	0	2 banks
6	Data width		40H	0	1	0	0	0	0	0	0	64 bits
7	Data width (continued)		00H	0	0	0	0	0	0	0	0	0
8	Voltage interface		01H	0	0	0	0	0	0	0	1	LVTTTL
9	CL = 3 cycle time	MC-454AD645F-A80	80H	1	0	0	0	0	0	0	0	8 ns
		MC-454AD645F-A10	A0H	1	0	1	0	0	0	0	0	10 ns
		MC-454AD645F-A12	C0H	1	1	0	0	0	0	0	0	12 ns
10	CL = 3 access time	MC-454AD645F-A80	60H	0	1	1	0	0	0	0	0	6 ns
		MC-454AD645F-A10	70H	0	1	1	1	0	0	0	0	7 ns
		MC-454AD645F-A12	80H	1	0	0	0	0	0	0	0	8 ns
11	DIMM configuration type		00H	0	0	0	0	0	0	0	0	None
12	Refresh rate / type		80H	1	0	0	0	0	0	0	0	Normal
13	SDRAM width		08H	0	0	0	0	1	0	0	0	×8
14	Error checking SDRAM width		00H	0	0	0	0	0	0	0	0	None
15	Minimum clock delay		01H	0	0	0	0	0	0	0	1	1 clock
16	Burst length supported		8FH	1	0	0	0	1	1	1	1	1, 2, 4, 8, F
17	Number of banks on each SDRAM		02H	0	0	0	0	0	0	1	0	2 banks
18	/CAS latency supported		06H	0	0	0	0	0	1	1	0	2, 3
19	/CS latency supported		01H	0	0	0	0	0	0	0	1	0
20	/WE latency supported		01H	0	0	0	0	0	0	0	1	0
21	SDRAM module attributes		00H	0	0	0	0	0	0	0	0	
22	SDRAM device attributes : General		0EH	0	0	0	0	1	1	1	0	
23	CL = 2 cycle time	MC-454AD645F-A80	C0H	1	1	0	0	0	0	0	0	12 ns
		MC-454AD645F-A10	D0H	1	1	0	1	0	0	0	0	13 ns
		MC-454AD645F-A12	F0H	1	1	1	1	0	0	0	0	15 ns
24	CL = 2 access time	MC-454AD645F-A80	70H	0	1	1	1	0	0	0	0	7 ns
		MC-454AD645F-A10	80H	1	0	0	0	0	0	0	0	8 ns
		MC-454AD645F-A12	90H	1	0	0	1	0	0	0	0	9 ns
25-26			00H	0	0	0	0	0	0	0	0	

(2/2)

Byte No.	Function Described		Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
27	t <sub>RP</sub> (MIN.)	MC-454AD645F-A80	18H	0	0	0	1	1	0	0	0	24 ns
		MC-454AD645F-A10	1AH	0	0	0	1	1	0	1	0	26 ns
		MC-454AD645F-A12	1EH	0	0	0	1	1	1	1	1	0
28	t <sub>RRD</sub> (MIN.)	MC-454AD645F-A80	10H	0	0	0	1	0	0	0	0	16 ns
		MC-454AD645F-A10	14H	0	0	0	1	0	1	0	0	20 ns
		MC-454AD645F-A12	18H	0	0	0	1	1	0	0	0	0
29	t <sub>RCD</sub> (MIN.)	MC-454AD645F-A80	18H	0	0	0	1	1	0	0	0	24 ns
		MC-454AD645F-A10	1AH	0	0	0	1	1	0	1	0	26 ns
		MC-454AD645F-A12	1EH	0	0	0	1	1	1	1	1	0
30	t <sub>RAS</sub> (MIN.)	MC-454AD645F-A80	30H	0	0	1	1	0	0	0	0	48 ns
		MC-454AD645F-A10	3CH	0	0	1	1	1	1	0	0	60 ns
		MC-454AD645F-A12	3CH	0	0	1	1	1	1	1	0	0
31	Module bank density		04H	0	0	0	0	0	1	0	0	16M bytes
32-61			00H	0	0	0	0	0	0	0	0	
62	SPD revision		01H	0	0	0	0	0	0	0	1	1
63	Checksum for bytes 0 - 62	MC-454AD645F-A80	98H	1	0	0	1	1	0	0	0	
		MC-454AD645F-A10	FCH	1	1	1	1	1	1	0	0	
		MC-454AD645F-A12	68H	0	1	1	0	1	0	0	0	
64-71	Manufacture's JEDEC ID code											
72	Manufacturing location											
73-90	Manufacture's P/N											
91-92	Revision code											
93-94	Manufacturing date											
95-98	Assembly serial number											
99-125	Mfg specific											
126	Intel specification frequency		66H	0	1	1	0	0	1	1	0	66 MHz
127	Intel specification /CAS latency support		06H	0	0	0	0	0	1	1	0	2, 3

[MC-454AD645FA]

(1/2)

Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
0	Defines the number of bytes written into serial PD memory	80H	1	0	0	0	0	0	0	0	128 bytes
1	Total number of bytes of serial PD memory	08H	0	0	0	0	1	0	0	0	256 bytes
2	Fundamental memory type	04H	0	0	0	0	0	1	0	0	SDRAM
3	Number of rows	0BH	0	0	0	0	1	0	1	1	11 rows
4	Number of columns	09H	0	0	0	0	1	0	0	1	9 columns
5	Number of banks	02H	0	0	0	0	0	0	1	0	2 banks
6	Data width	40H	0	1	0	0	0	0	0	0	64 bits
7	Data width (continued)	00H	0	0	0	0	0	0	0	0	0
8	Voltage interface	01H	0	0	0	0	0	0	0	1	LVTTL
9	CL = 3 cycle time	MC-454AD645FA-A10B	A0H	1	0	1	0	0	0	0	10 ns
10	CL = 3 access time	MC-454AD645FA-A10B	70H	0	1	1	1	0	0	0	7 ns
11	DIMM configuration type	00H	0	0	0	0	0	0	0	0	None
12	Refresh rate / type	80H	1	0	0	0	0	0	0	0	Normal
13	SDRAM width	08H	0	0	0	0	1	0	0	0	×8
14	Error checking SDRAM width	00H	0	0	0	0	0	0	0	0	None
15	Minimum clock delay	01H	0	0	0	0	0	0	0	1	1 clock
16	Burst length supported	8FH	1	0	0	0	1	1	1	1	1, 2, 4, 8, F
17	Number of banks on each SDRAM	02H	0	0	0	0	0	0	1	0	2 banks
18	/CAS latency supported	06H	0	0	0	0	0	1	1	0	2, 3
19	/CS latency supported	01H	0	0	0	0	0	0	0	1	0
20	/WE latency supported	01H	0	0	0	0	0	0	0	1	0
21	SDRAM module attributes	00H	0	0	0	0	0	0	0	0	
22	SDRAM device attributes : General	0EH	0	0	0	0	1	1	1	0	
23	CL = 2 cycle time	MC-454AD645FA-A10B	D0H	1	1	0	1	0	0	0	13 ns
24	CL = 2 access time	MC-454AD645FA-A10B	80H	1	0	0	0	0	0	0	8 ns
25-26		00H	0	0	0	0	0	0	0	0	

(2/2)

Byte No.	Function Described		Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
27	t <sub>RP</sub> (MIN.)	MC-454AD645FA-A10B	1AH	0	0	0	1	1	0	1	0	26 ns
28	t <sub>RRD</sub> (MIN.)	MC-454AD645FA-A10B	14H	0	0	0	1	0	1	0	0	20 ns
29	t <sub>RCD</sub> (MIN.)	MC-454AD645FA-A10B	1AH	0	0	0	1	1	0	1	0	26 ns
30	t <sub>RAS</sub> (MIN.)	MC-454AD645FA-A10B	3CH	0	0	1	1	1	1	0	0	60 ns
31	Module bank density		04H	0	0	0	0	0	1	0	0	16M bytes
32-61			00H	0	0	0	0	0	0	0	0	
62	SPD revision		01H	0	0	0	0	0	0	0	1	1
63	Checksum for bytes 0 - 62	MC-454AD645FA-A10B	FCH	1	1	1	1	1	1	0	0	
64-71	Manufacturer's JEDEC ID code											
72	Manufacturing location											
73-90	Manufacturer's P/N											
91-92	Revision code											
93-94	Manufacturing date											
95-98	Assembly serial number											
99-125	Mfg specific											
126	Intel specification frequency		66H	0	1	1	0	0	1	1	0	66 MHz
127	Intel specification /CAS latency support		06H	0	0	0	0	0	1	1	0	2, 3

**Timing Chart**




Refer to the **SYNCHRONOUS DRAM MODULE TIMING CHART** Information (M13348X).



Package Drawing

[MC-454AD645F, MC-454AD645FA]

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS
A	133.35
A1	133.35±0.13
B	11.43
C	36.83
D	6.35
D1	2.0
D2	3.125
E	54.61
G	6.35
H	1.27 (T.P.)
I	8.89
J	24.495
K	42.18
L	17.78
M	29.21±0.13
M1	9.43
M2	19.78
N	4.0 MAX.
P	1.0
Q	R2.0
R	4.0±0.10
S	φ3.0
T	1.27±0.1
U	4.0 MIN.
V	0.25 MAX.
W	1.0±0.05
X	2.54±0.10
Y	3.0 MIN.
Z	3.0 MIN.

M168S-50A65-1

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

**CAUTION FOR HANDLING MEMORY MODULES**

**When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory IC, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.**

**When re-packing memory modules, be sure the modules are NOT touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.