

IRF640S


N - CHANNEL 200V - 0.150Ω - 18A TO-263 MESH OVERLAY $^{\mathrm{TM}}$ MOSFET

TYPE	PE V _{DSS}		I _D	
IRF640S	200 V	< 0.18 Ω	18 A	

- TYPICAL $R_{DS(on)} = 0.150 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED


DESCRIPTION

This power MOSFET is designed using he company's consolidated strip layout-based MESH OVERLAYTM process. This technology matches and improves the performances compared with standard parts from various sources.



APPLICATIONS

- HIGH CURRENT SWITCHING
- UNINTERRUPTIBLE POWER SUPPLY (UPS)
- DC/DC COVERTERS FOR TELECOM, INDUSTRIAL, AND LIGHTING EQUIPMENT.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V _{GS} = 0)	200	V
V_{DGR}	Drain- gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	200	V
V _{GS}	Gate-source Voltage	± 20	V
I _D	Drain Current (continuous) at T _c = 25 °C	18	А
I _D	Drain Current (continuous) at T _c = 100 °C	11	А
I _{DM} (•)	Drain Current (pulsed)	72	А
P _{tot}	Total Dissipation at T _c = 25 °C	125	W
	Derating Factor	1.0	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	5	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

^(•) Pulse width limited by safe operating area

(1) $I_{SD} \le 18A$, $di/dt \le 300 A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $Tj \le T_{JMAX}$

September 1999 1/8

THERMAL DATA

				3.12	
R _{thj-case}	Thermal Resistance Junction-case	Max	1.	0	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	62	.5	oC/W
R _{thc-sink}	Thermal Resistance Case-sink	Тур	0.	5	°C/W
Tı	Maximum Lead Temperature For Soldering F	Purpose	30	00	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	18	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	280	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ ^{o}C unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	200			\
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125 ^{\circ}C$			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	3	4	>
R _{DS(on)}	Static Drain-source On Resistance	$V_{GS} = 10V$ $I_D = 9$ A		0.15	0.18	Ω
I _{D(on)}	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	18			Α

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 9 A$	3	4		Ø
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V f = 1 MHz V _{GS} = 0		1200 200 60	1560 260 80	pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Time Rise Time	$\begin{split} V_{DD} &= 100 \text{ V} & I_D = 9 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 10 \text{ V} \\ \text{(see test circuit, figure 3)} \end{split}$		13 27	17 35	ns ns
$egin{array}{c} Q_g \ Q_{gs} \ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 160 \text{ V}$ $I_D = 18 \text{ A}$ $V_{GS} = 10 \text{ V}$		55 10 21	72	nC nC nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 160 \text{ V}$ $I_{D} = 18 \text{ A}$		21	27	ns
`t _f	Fall Time	$R_G = 4.7 \Omega V_{GS} = 10 V$		25	32	ns
tc	Cross-over Time	(see test circuit, figure 5)		50	65	ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				18 72	A A
V _{SD} (*)	Forward On Voltage	$I_{SD} = 18 \text{ A} V_{GS} = 0$			1.5	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 18 \text{ A}$ di/dt = 100 A/ μ s $V_{DD} = 50 \text{ V}$ $T_i = 150 ^{\circ}\text{C}$		240		ns
Q _{rr}	Reverse Recovery Charge	(see test circuit, figure 5)		1.8		μC
I _{RRM}	Reverse Recovery Current			15		Α

^(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %

Safe Operating Area




Thermal Impedance




477

^(•) Pulse width limited by safe operating area


Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics




Static Drain-source On Resistance




Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 1: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-263 (D²PAK) MECHANICAL DATA

DIM.		mm			inch	
Dilwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
В	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
С	0.45		0.6	0.017		0.023
C2	1.21		1.36	0.047		0.053
D	8.95		9.35	0.352		0.368
E	10		10.4	0.393		0.409
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

4