

DESCRIPTION

The HY51V4100B is the new generation and fast dynamic RAM organized 4,194,304x1-bit. The HY51V4100B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY51V4100B to be packaged in a standard 20/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 3.3V ±10% tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
Max. battery back-up 1.08mW (L-part)
Max. CMOS standby 0.72mW (L-part)
3.6mW

Max. TTL standby 7.2mW
Max. Self refresh 0.72mW(SL-part)
Max. operating

Speed	Power
60	324.0mW
70	288.0mW
80	252.0mW

- Single power supply of 3.3V±10%
- TTL compatible inputs and outputs
- Fast access and cycle time


Speed	t _{RAC}	t _{CAC}	t _{PC}
60	60ns	15ns	40ns
70	70ns	20ns	45ns
80	80ns	20ns	50ns

- Fast page mode operation
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden & Self refresh capability
- 1024 refresh cycles / 128ms (L-part)
1024 refresh cycles / 16ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A0-A10	Address input
D	Data input
Q	Data Output
Vcc	Power (+3.3V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-0.5 to 4.6	V
VCC	Voltage on VCC Relative to Vss	-0.5 to 4.6	V
IOS	Short Circuit Output Current	20	mA
PD	Power Dissipation	0.90	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	3.0	3.3	3.6	V
VIH	Input High Voltage	2.0	-	Vcc+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

NOTE: All voltages are referenced to Vss.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=3.3V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS ≤ VIN ≤ VCC+0.3V, All other pins not under test = VSS		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	VSS ≤ VOUT ≤ VCC RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,2,3
ICC2	Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	2	mA	
ICC3	VCC Supply Current, RAS-only refresh	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC4	VCC Supply Current, Fast Page mode	tpc = tpc (min.)	60 70 80	- - -	60 50 40	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC-0.2V	L-part	- -	1 200	mA μA	5
ICC6	VCC Supply Current, CAS-before- RAS refresh	trc = trc (min.)	60 70 80	- - -	90 80 70	mA	1,3
ICC7	VCC Supply Current, Battery Back up (L-part only)	trc = 125μs, trAS ≤ 1μs CAS = CBR cycling or 0.2V WE = VCC-0.2V or 0.2V A0-A10 = VCC-0.2V or 0.2V D = VCC-0.2V, 0.2V or open Q = open		-	300	μA	1,4,5
ICC8	VCC Supply Current, Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V other pins same as ICC7		-	200	μA	6
VOL	Output Low Voltage	IOL = 2.0mA		-	0.4	V	
VOH	Output High Voltage	IOH = -2.0mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, and ICC6 depend on cycle rates.
2. ICC1, ICC3, ICC4 and ICC6 are dependent on output loading. Specified values are obtained with the output open.
3. ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS = VIL. ICC4, Address can be changed maximum once while and CAS = VIH.
4. Only trAS(max.) = 1μs is applied to refresh of battery backup but trAS(max.) = 10μs is applied to normal functional operation.
5. ICC5(max.) = 200μA and ICC7 are applied to L-parts (HY51V4100BLJ, HY51V4100BLT, HY51V4100BLR, HY51V4100BSLJ, HY51V4100BSLT, HY51V4100BSLR)
6. ICC8 is applied to SL-parts only (HY51V4100BSLJ, HY51V4100BSLT and HY51V4100BSLR).

4675088 0004140 868

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V ± 10%, Vss=0V, unless otherwise noted.) NOTE :1,2,3,13

#	SYMBOL	PARAMETER	HY51V4100BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	110	-	130	-	150	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	130	-	155	-	175	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	60	-	70	-	80	-	ns	
5	tRAC	Access Time from RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	20	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4,15
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	15	0	20	0	25	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	40	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	60	200K	70	200K	80	200K	ns	
15	tRSH	RAS Hold Time	15	-	20	-	20	-	ns	
16	tCSH	CAS Hold Time	60	-	70	-	80	-	ns	
17	tCAS	CAS Pulse width	15	10K	20	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	20	45	20	50	20	60	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	20	40	ns	.10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	15
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	17
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	14
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	14
26	tAR	Column Address Hold Time from RAS	50	-	55	-	60	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	14
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6,14
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	15	-	20	-	ns	14
32	tWCR	Write Command Hold Time from RAS	50	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	15	-	20	-	ns	
34	tRWL	Write Command to RAS Lead Time	15	-	20	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	15	-	20	-	20	-	ns	16
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	20	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	45	-	55	-	60	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	-	16	ms	12
		L-part	-	128	-	128	-	128	ms	11
40	tWCS	Write Command Set up Time	0	-	0	-	0	-	ns	8,14

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY51V4100BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	15	-	20	-	20	-	ns	8
42	tRWD	RAS to WE Delay Time	60	-	70	-	80	-	ns	8
43	tAWD	Column Address to WE Delay Time	30	-	35	-	40	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	14
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	15
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	14
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	25	-	30	-	ns	17
48	tCPWD	WE Delay Time from CAS Precharge	35	-	40	-	45	-	ns	8
49	tRHCP	RAS Hold Time from CAS Precharge	35	-	40	-	45	-	ns	
50	tWRP	WE to RAS Precharge Time(CBR Cycle)	10	-	10	-	10	-	ns	
51	tWRH	WE to RAS Hold Time(CBR Cycle)	10	-	10	-	10	-	ns	
52	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
53	tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
54	tRASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
55	tRPS	RAS Precharge Time (Self Refresh)	130	-	150	-	180	-	ns	
56	tCHS	CAS Hold Time from RAS (Self Refresh)	- 50	-	- 50	-	- 50	-	ns	

■ 4675088 0004142 630 ■

AC CHARACTERISTICS IN TEST MODE

NOTE 18

#	SYMBOL	PARAMETER	HY51V4100BJ/BT/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 60		- 70		- 80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	115	-	135	-	155	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	135	-	160	-	185	-	ns	
3	tPC	Fast Page Mode Cycle Time	45	-	50	-	55	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	65	-	75	-	85	-	ns	
5	tRAC	Access Time from $\overline{\text{RAS}}$	-	65	-	75	-	85	ns	4,9,10
6	tCAC	Access Time from $\overline{\text{CAS}}$	-	20	-	25	-	30	ns	4,9
7	tAA	Access Time from Column Address	-	35	-	40	-	45	ns	4,10
8	tCPA	Access Time from $\overline{\text{CAS}}$ Precharge	-	40	-	45	-	50	ns	4
13	tRAS	RAS Pulse Width	65	10K	75	10K	85	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	65	200K	75	200K	85	200K	ns	
15	tRSH	RAS Hold Time	20	-	25	-	25	-	ns	
16	tCSH	CAS Hold Time	65	-	75	-	85	-	ns	
17	tCAS	CAS Pulse Width	20	10K	25	10K	25	10K	ns	
27	tRAL	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	45	-	ns	
41	tCWD	CAS to $\overline{\text{WE}}$ Delay Time	20	-	25	-	25	-	ns	8
42	tRWD	RAS to $\overline{\text{WE}}$ Delay Time	65	-	75	-	85	-	ns	8
43	tAWD	Column Address to $\overline{\text{WE}}$ Delay Time	35	-	40	-	45	-	ns	8

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle before proper device operation is achieved.
2. If $\overline{\text{RAS}}=\text{Vss}$ during power-up, the HY51V4100B could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current
3. $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $\text{Voh}=2.0\text{V}$ and $\text{Vol}=0.8\text{V}$ with a load equivalent to 1 TTL loads and 100pF.
5. $\text{toff}(\text{max.})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trch or trrh must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twcs , trwd , tcwd , tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\text{twcs}\geq\text{twcs}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $\text{trwd}\geq\text{trwd}(\text{min.})$, $\text{tcwd}\geq\text{tcwd}(\text{min.})$, $\text{tawd}\geq\text{tawd}(\text{min.})$, and $\text{tcpwd}\geq\text{tcpwd}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{trcd}(\text{max.})$ limit insures that $\text{trac}(\text{max.})$ can be met. $\text{trcd}(\text{max.})$ is specified as a reference point only. If trcd is greater than the specified $\text{trcd}(\text{max.})$ limit, then access time is controlled by tCAC .
10. Operation within the $\text{trad}(\text{max.})$ limit insures that $\text{trac}(\text{max.})$ can be met. $\text{trad}(\text{max.})$ is specified as a reference point only. If trad is greater than the specified $\text{trad}(\text{max.})$ limit, then access time is controlled by tAA .
11. $\text{tREF}(\text{max.})=128\text{ms}$ is applied to L-Parts(HY51V4100BLJ/BSLJ, HY51V4100BLT/BSLT and HY51V4100BLR/BSLR).
12. A burst of 1024 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 16ms(128ms for L-part) after exiting self refresh.
13. When $\overline{\text{CAS}}$ goes low, 1-bits data are written into the device.
14. These parameters are determined by the earlier falling edge of $\overline{\text{CAS}}$.
15. These parameters are determined by the later rising edge of $\overline{\text{CAS}}$.
16. tcWL must be satisfied by $\overline{\text{CAS}}$ for 1-bits access cycles.
17. tcp and tcPT are measured when $\overline{\text{CAS}}$ is high state.
18. These specifications are applied to the test Mode.

CAPACITANCE


($\text{Ta}=25^{\circ}\text{C}$, $\text{Vcc}=3.3\text{V}\pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$)	-	7	pF
CDQ	Data Input/Output Capacitance (Q)	-	7	pF


4675088 0004144 403

TIMING DIAGRAM

READ CYCLE



EARLY WRITE CYCLE



The timing diagram illustrates the relationship between the 64K1602 LCD controller and the external memory (64K1602). The signals shown are:

- RAS**: Row Address Strobe. Timing parameters include t_{RAS13} , t_{RWC2} , and t_{RP12} .
- CAS**: Column Address Strobe. Timing parameters include t_{CSH16} , t_{RSH15} , t_{CAS17} , t_{CP120} , t_{RCD18} , t_{RPI26} , t_{RAD19} , t_{RAH23} , t_{RSC24} , t_{CAH25} , and t_{RAL27} .
- AO-10**: Address Output. Timing parameters include t_{ASR22} , t_{ASQ24} , t_{RCS28} , t_{CWD41} , t_{RW42} , t_{AWD43} , t_{CWL35} , and t_{RWL34} .
- WE**: Write Enable. Timing parameters include t_{AA7} , t_{CAC6} , t_{WPL33} , t_{DS36} , and t_{DH37} .
- D**: Data Bus. Timing parameters include t_{RAC5} , t_{OLZ9} , t_{OFF10} , and t_{VLD} .
- Q**: Data Output. Timing parameters include t_{VCH} , t_{VOL} , and t_{VLD} .

The diagram shows the sequence of operations: RAS and CAS are active low pulses. AO-10 outputs the address (ROW and COLUMN). WE is active low. D and Q show the data being written and read from the memory. The timing parameters are defined in terms of setup and hold times relative to the clock signals.

The timing diagram for the 64K1602 shows the following signals and their timing relationships:


- RAS:** Row Address Strobe. High (VH) and Low (VL) levels are shown. Key timing parameters include $t_{RSP}(14)$, $t_{RHP}(49)$, and $t_{RR}(12)$.
- CAS:** Column Address Strobe. High (VH) and Low (VL) levels are shown. Key timing parameters include $t_{CSP}(20)$, $t_{CC}(18)$, $t_{CAS}(17)$, $t_{CP}(21)$, $t_{CAS}(17)$, $t_{CP}(21)$, $t_{CSH}(15)$, $t_{CAS}(17)$, and $t_{CRP}(20)$.
- A0-10:** Address bus. High (VH) and Low (VL) levels are shown. Key timing parameters include $t_{ASR}(22)$, $t_{AH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{ASC}(24)$, $t_{CAH}(25)$, and $t_{RAL}(27)$.
- WE:** Write Enable. High (VH) and Low (VL) levels are shown. Key timing parameters include $t_{WCS}(28)$, $t_{WA}(7)$, $t_{WCH}(29)$, $t_{WCS}(28)$, $t_{WA}(7)$, $t_{WCH}(29)$, $t_{WCS}(28)$, $t_{WA}(7)$, $t_{WCH}(29)$, and $t_{WRH}(30)$.
- Q:** Data bus. High (VOH) and Low (VOL) levels are shown. Key timing parameters include $t_{QZ}(9)$, $t_{OFF}(10)$, $t_{QZ}(9)$, $t_{OFF}(10)$, $t_{QZ}(9)$, and $t_{OFF}(10)$.

[illegible]

The timing diagram illustrates the relationship between several signals and their timing parameters:


- RAS:** RAS Enable signal. Timing parameters include $t_{RASP}(14)$ (RAS pulse width), $t_{CRP}(20)$ (RAS to CAS setup), $t_{RCD}(18)$ (RAS to CAS delay), $t_{RSH}(15)$ (RAS to SH setup), and $t_{RSP}(12)$ (RAS to SH delay).
- CAS:** CAS Enable signal. Timing parameters include $t_{CAS}(17)$ (CAS pulse width), $t_{ICP}(21)$ (CAS to I/O chip select setup), $t_{ICAS}(17)$ (CAS to I/O chip select delay), $t_{ICP}(21)$ (CAS to I/O chip select setup), $t_{ICAS}(17)$ (CAS to I/O chip select delay), and $t_{ICP}(20)$ (CAS to I/O chip select setup).
- A0-10:** Address bus. Timing parameters include $t_{ASRP}(22)$ (ASRP to A0-10 setup), $t_{ASR}(23)$ (ASR to A0-10 setup), $t_{ASCP}(24)$ (ASCP to A0-10 setup), $t_{ACAH}(25)$ (ACAH to A0-10 setup), $t_{ASCP}(24)$ (ASCP to A0-10 setup), $t_{ACAH}(25)$ (ACAH to A0-10 setup), $t_{ASCP}(24)$ (ASCP to A0-10 setup), $t_{ACAH}(25)$ (ACAH to A0-10 setup), and $t_{ASCP}(24)$ (ASCP to A0-10 setup).
- WE:** Write Enable signal. Timing parameters include $t_{WCP}(26)$ (WCP to WE setup), $t_{WCD}(41)$ (WCD to WE delay), $t_{WCP}(38)$ (WCP to WE setup), $t_{WCD}(41)$ (WCD to WE delay), $t_{WCP}(38)$ (WCP to WE setup), $t_{WCD}(41)$ (WCD to WE delay), and $t_{WCP}(38)$ (WCP to WE setup).
- D:** Data bus. Timing parameters include $t_{DQ}(35)$ (DQ to D setup), $t_{DQ}(37)$ (DQ to D delay), $t_{DQ}(35)$ (DQ to D setup), $t_{DQ}(37)$ (DQ to D delay), $t_{DQ}(35)$ (DQ to D setup), $t_{DQ}(37)$ (DQ to D delay), and $t_{DQ}(35)$ (DQ to D setup).
- Q:** Output bus. Timing parameters include $t_{QCP}(8)$ (QCP to Q setup), $t_{QCP}(10)$ (QCP to Q delay), $t_{QCP}(8)$ (QCP to Q setup), $t_{QCP}(10)$ (QCP to Q delay), $t_{QCP}(8)$ (QCP to Q setup), $t_{QCP}(10)$ (QCP to Q delay), and $t_{QCP}(8)$ (QCP to Q setup).

RAS-ONLY REFRESH CYCLE



NOTE : WE = "H" or "L"


CAS-BEFORE-RAS REFRESH CYCLE




NOTE : A0-10 = "H" or "L"

4675088 0004148 059


HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



CAS-BEFORE-RAS SELF REFRESH CYCLE




NOTE: A0-10, WE = 'H' or 'L'


TEST MODE

The HY51V4100B is a DRAM organized 4,194,304 x 1-bit. It is internally organized 524,288 x 8-bit. In Test Mode, data are written into 8 sectors (Each is composed of 512K bits) in parallel and retrieved in the same way. Row address A10 and column address A0 and A10 are not used. If, upon reading, all bit are equal (all "1"s or "0"s), the Q pin indicates a "1". If they are not equal, the Q pin indicates a "0". The diagram below shows the timing of the HY51V4100B to enter Test Mode. In Test Mode, the 4Mx1 DRAM can be tested as if it were a 512Kx1 DRAM. WE, CAS-before-RAS cycle (Test Mode In Cycle) puts the HY51V4100B into Test Mode and CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Mode. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time. (1/8 in case of N test pattern).

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE





PACKAGE INFORMATION


300 mil 20/26 pin Small Out line J-form Package (J)





UNIT : INCH(mm)



300 mil 20/26 pin Thin Small Outline Package (T) (R)



UNIT : INCH(mm)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY51V4100BJ	60/70/80		SOJ
HY51V4100BLJ	60/70/80	L-part	SOJ
HY51V4100BSLJ	60/70/80	SL-part	SOJ
HY51V4100BT	60/70/80		TSOP-II
HY51V4100BLT	60/70/80	L-part	TSOP-II
HY51V4100BSLT	60/70/80	SL-part	TSOP-II
HY51V4100BR	60/70/80		TSOP-II(R)
HY51V4100BLR	60/70/80	L-part	TSOP-II(R)
HY51V4100BSLR	60/70/80	SL-part	TSOP-II(R)

4675088 0004154 352