


Description

The GM71C(S)4263D/DL is the new generation dynamic RAM organized 262,144 words x 16 bit. GM71C(S)4263D/DL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)4263D/DL offers Extended Data Out (EDO) Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)4263D/DL to be packaged in standard 400 mil 40 pin plastic SOJ, and standard 400 mil 40 (44) pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Pin Configuration

40 SOJ



(Top View)


Features

- 262,144 Words x 16 Bit Organization
- Extended Data Out (EDO) Mode Capability
- Single Power Supply (5V ± 10%)
- Fast Access Time & Cycle Time (Unit: ns)

	t _{TRAC}	t _{CAC}	t _{RC}	t _{HPC}
GM71C(S)4263D/DL-60	60	17	104	25
GM71C(S)4263D/DL-70	70	20	124	30
GM71C(S)4263D/DL-80	80	20	144	35

- Low Power
Active : 715/660/605 mW(MAX)
Standby : 5.5mW (CMOS level : MAX)
1.1mW (L-version)
- RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 512 Refresh Cycles/8ms
- 512 Refresh Cycles/128ms (L-version)
- Battery Back Up Operation (L-version)
- 2 CAS byte Control
- Self-Refresh Operation (L-version)

40 (44) TSOP II



(Normal)

(Top View)

(Reverse)

Pin Description

Pin	Function	Pin	Function
A0-A8	Address Inputs	\overline{WE}	Read/Write Enable
A0-A8	Refresh Address Inputs	\overline{OE}	Output Enable
I/O0-I/O15	Data Input / Data Output	Vcc	Power (+5V)
\overline{RAS}	Row Address Strobe	Vss	Ground
$\overline{UCAS}, \overline{LCAS}$	Column Address Strobe	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71C4263DJ/DLJ-60 GM71C4263DJ/DLJ-70 GM71C4263DJ/DLJ-80	60ns 70ns 80ns	400 Mil 40 Pin Plastic SOJ
GM71C4263DT/DLT-60 GM71C4263DT/DLT-70 GM71C4263DT/DLT-80	60ns 70ns 80ns	400 Mil 40 (44) Pin Plastic TSOP II (Normal Type)
GM71C4263DR/DLR-60 GM71C4263DR/DLR-70 GM71C4263DR/DLR-80	60ns 70ns 80ns	400 Mil 40 (44) Pin Plastic TSOP II (Reverse Type)
GM71CS4263DJ/DLJ-60 GM71CS4263DJ/DLJ-70 GM71CS4263DJ/DLJ-80	60ns 70ns 80ns	400 Mil 40 Pin Plastic SOJ
GM71CS4263DT/DLT-60 GM71CS4263DT/DLT-70 GM71CS4263DT/DLT-80	60ns 70ns 80ns	400 Mil 40 (44) Pin Plastic TSOP II (Normal Type)
GM71CS4263DR/DLR-60 GM71CS4263DR/DLR-70 GM71CS4263DR/DLR-80	60ns 70ns 80ns	400 Mil 40 (44) Pin Plastic TSOP II (Reverse Type)

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature under Bias	0 ~ 70	°C
T _{STG}	Storage Temperature (Plastic)	-55 ~ 125	°C
V _{IN} /V _{OUT}	Voltage on any Pin Relative to V _{SS}	-1.0 ~ 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 ~ 7.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W

*Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions* (T_A = 0 ~ 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	6.5	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

*Note: All voltage referred to V_{SS}

Truth Table

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O0-I/O7	I/O8-I/O15	Operation
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D _{OUT}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{OUT}	Upper Byte Read
L	L	L	H	L	D _{OUT}	D _{OUT}	Word Read
L	L	H	L	H	D _{IN}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{IN}	Upper Byte Write
L	L	L	L	H	D _{IN}	D _{IN}	Word Write
L	L	L	H	H	High-Z	High-Z	
H to L	L	H	-	-	High-Z	High-Z	CBR Refresh or Self Refresh
H to L	H	L	-	-	High-Z	High-Z	
H to L	L	L	-	-	High-Z	High-Z	

DC Electrical Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note	
V_{OH}	Output Level Output "H" Level Voltage ($I_{OUT} = -2mA$)	2.4	V_{CC}	V		
V_{OL}	Output Level Output "L" Level Voltage ($I_{OUT} = 2mA$)	0	0.4	V		
I_{CC1}	Operating Current Average Power Supply Operating Current (\overline{RAS} , \overline{LCAS} or \overline{UCAS} Cycling: $t_{RC} = t_{RC\ min}$)	60ns	-	130	mA	1, 2
		70ns	-	120		
		80ns	-	110		
I_{CC2}	Standby Current (TTL) Power Supply Standby Current (\overline{RAS} , \overline{LCAS} , $\overline{UCAS} = V_{IH}$, $D_{OUT} = High-Z$)	-	2	mA		
I_{CC3}	\overline{RAS} -Only Refresh Current Average Power Supply Current ($t_{RC} = t_{RC\ min}$)	60ns	-	130	mA	2
		70ns	-	120		
		80ns	-	110		
I_{CC4}	Extended Data Out Mode Current Average Power Supply Current EDO Page Mode ($t_{RDC} = t_{RDC\ min}$)	60ns	-	130	mA	1, 3
		70ns	-	120		
		80ns	-	110		
I_{CC5}	Standby Current (CMOS) Power Supply Standby Current (\overline{RAS} , \overline{LCAS} , \overline{UCAS} , \overline{WE} , $\overline{OE} \geq V_{CC} - 0.2V$, $D_{OUT} = High-Z$)	-	1	mA	4	
		-	200	μA	4, 5	
I_{CC6}	\overline{CAS} -before- \overline{RAS} Refresh Current ($t_{RC} = t_{RC\ min}$)	60ns	-	130	mA	
		70ns	-	120		
		80ns	-	110		
I_{CC7}	Battery Back Up Current (Standby with CBR Refresh) ($t_{RC} = 125\ \mu s$, $t_{RAS} \leq 1\ \mu s$, \overline{WE} , $\overline{OE} = V_{IH}$, \overline{LCAS} , $\overline{UCAS} = V_{IL}$, $D_{OUT} = High-Z$)	-	300	μA	4, 5	
I_{CC8}	Standby Current $\overline{RAS} = V_{IH}$ \overline{LCAS} or $\overline{UCAS} = V_{IL}$ $D_{OUT} = Enable$	-	5	mA	1	
I_{CC9}	Self-Refresh Mode Current (\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \leq 0.2V$, $D_{OUT} = High-Z$)	-	200	μA		
$I_{I(L)}$	Input Leakage Current Any Input ($0V \leq V_{IN} \leq 6.5V$)	-10	10	μA		
$I_{O(L)}$	Output Leakage Current (D_{OUT} is Disabled, $0V \leq V_{OUT} \leq 6.5V$)	-10	10	μA		

- Note: 1. I_{CC} depends on output load condition when the device is selected. $I_{CC(max)}$ is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while \overline{LCAS} and $\overline{UCAS} = V_{IH}$.
 4. $V_{IH} \geq V_{CC} - 0.2V$, $0 \leq V_{IL} \leq 0.2V$, Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 5. L-version.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note
C_{I1}	Input Capacitance (Address)	-	5	pF	1
C_{I2}	Input Capacitance (Clocks)	-	7	pF	1
$C_{I/O}$	Output Capacitance (Data-In/Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. OE = V_{IH} to disable DOUT.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$, Notes 1, 14, 15, 17, 18)

Test Conditions

Input rise and fall times : 2ns

Input level : $V_{IL} = 0V$, $V_{IH} = 3.0V$

Input timing reference level : 0.8V, 2.4V

Output timing reference level : 0.8V, 2.4V

Output load : ITTL gate + C_L (100pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71C(S)263 D/DL-60		GM71C(S)263 D/DL-70		GM71C(S)263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t_{RC}	Random Read or Write Cycle Time	104		124	-	144	-	ns	
t_{RP}	\overline{RAS} Precharge Time	40	-	50	-	60	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10		13	-	15	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	60	10,000	70	10,000	80	10,000	ns	
t_{CAS}	\overline{CAS} Pulse Width	10		13	10,000	15	10,000	ns	
t_{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	10	-	ns	
t_{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	19
t_{CAH}	Column Address Hold Time	10		13	-	15	-	ns	19
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	43	20	50	20	55	ns	8
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	30	15	35	15	40	ns	9
t_{RSH}	\overline{RAS} Hold Time	15	-	18	-	20	-	ns	
t_{CSH}	\overline{CAS} Hold Time	48	-	58	-	68	-	ns	
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	20
t_{ODD}	\overline{OE} to D_{IN} Delay Time	15	-	18	-	20	-	ns	24
t_{DZO}	\overline{OE} Delay Time from D_{IN}	0	-	0	-	0	-	ns	25
t_{DZC}	\overline{CAS} Setup Time from D_{IN}	0	-	0	-	0	-	ns	25
t_T	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	7
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
	Refresh Period (L-version)	-	128	-	128	-	128	ms	

Read Cycle

Symbol	Parameter	GM71C(S)4263 D/DL-60		GM71C(S)4263 D/DL-70		GM71C(S)4263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	60	-	70	-	80	ns	2, 3
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	17	-	20	-	20	ns	3, 4, 13
t _{AA}	Access Time from Address	-	30	-	35	-	40	ns	3, 5, 13
t _{OAC}	Access Time from $\overline{\text{OE}}$	-	15	-	18	-	20	ns	3
t _{RCS}	Read Command Setup Time	0	-	0	-	0	-	ns	19
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	16, 19
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	16
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	-	35	-	40	-	ns	
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	ns	
t _{OH0}	Output Data Hold Time from $\overline{\text{OE}}$	5	-	5	-	5	-	ns	
t _{OFF}	Output Buffer Turn-off Time	0	15	0	20	0	20	ns	6
t _{OEZ}	Output Buffer Turn-off Time from $\overline{\text{OE}}$	0	15	0	20	0	20	ns	6
t _{CDD}	$\overline{\text{CAS}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	24
t _{OHR}	Output Data Hold Time from $\overline{\text{RAS}}$	5	-	5	-	5	-	ns	
t _{OFR}	Output Buffer Turn-off Time from $\overline{\text{RAS}}$	0	15	0	15	0	15	ns	6
t _{WEZ}	Output Buffer Turn-off Time from $\overline{\text{WE}}$	0	15	0	15	0	15	ns	6
t _{WDD}	$\overline{\text{WE}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	
t _{RDD}	$\overline{\text{RAS}}$ to D _{IN} Delay Time	15	-	18	-	20	-	ns	

Write Cycle

Symbol	Parameter	GM71C(S)4263 D/DL-60		GM71C(S)4263 D/DL-70		GM71C(S)4263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Setup Time	0	-	0	-	0	-	ns	10, 19
t _{WCH}	Write Command Hold Time	10	-	13	-	15	-	ns	19
t _{WP}	Write Command Pulse Width	10	-	10	-	10	-	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	10	-	13	-	15	-	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	10	-	13	-	15	-	ns	21
t _{DS}	Data-in Setup Time	0	-	0	-	0	-	ns	11, 21
t _{DH}	Data-in Hold Time	10	-	13	-	15	-	ns	11, 21

Read-Modify-Write Cycle

Symbol	Parameter	GM71C(S)4263 D/DL-60		GM71C(S)4263 D/DL-70		GM71C(S)4263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RWC}	Read-Modify-Write Cycle Time	133	-	159	-	183	-	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	77	-	90	-	102	-	ns	10
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	32	-	38	-	42	-	ns	10
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	47	-	55	-	62	-	ns	10
t _{OEH}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	15	-	18	-	20	-	ns	

Refresh Cycle

Symbol	Parameter	GM71C(S)4263 D/DL-60		GM71C(S)4263 D/DL-70		GM71C(S)4263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	-	10	-	10	-	ns	19
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	-	10	-	10	-	ns	20
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	10	-	10	-	10	-	ns	19
t _{WRP}	WE Setup time(CBR refresh cycle)	10	-	10	-	10	-	ns	22

EDO Mode Cycle

Symbol	Parameter	GM71C(S)4263 D/DL-60		GM71C(S)4263 D/DL-70		GM71C(S)4263 D/DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{HPC}	EDO Mode Cycle Time	25	-	30	-	35	-	ns	30
t _{RASP}	EDO Mode $\overline{\text{RAS}}$ Pulse Width	60	100,000	70	100,000	80	100,000	ns	12
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	45	ns	3, 13, 20
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	35	-	40	-	45	-	ns	
t _{CPW}	EDO Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	52	-	60	-	67	-	ns	10
t _{HPRWC}	EDO Mode Read-Modify-Write Cycle Time	66	-	75	-	85	-	ns	
t _{COL}	$\overline{\text{CAS}}$ hold time referred $\overline{\text{OE}}$	10	-	13	-	15	-	ns	
t _{COP}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ setup time	5	-	5	-	5	-	ns	
t _{RCHP}	Read command hold time from $\overline{\text{CAS}}$ Precharge	35	-	40	-	45	-	ns	
t _{DOH}	Output data hold time from $\overline{\text{CAS}}$ low	5	-	5	-	5	-	ns	

Self-Refresh Mode

Symbol	Parameter	GM71CS4263 DL-60		GM71CS4263 DL-70		GM71CS4263 DL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
tr _{AS}	$\overline{\text{RAS}}$ Pulse Width (Self-Refresh)	100	-	100	-	100	-	us	
tr _{PS}	$\overline{\text{RAS}}$ Precharge Time (Self-Refresh)	110	-	130	-	150	-	ns	
tc _{HS}	$\overline{\text{CAS}}$ Hold Time (Self-Refresh)	-50	-	-50	-	-50	-	ns	21

Notes:


1. AC Measurements assume $t_r = 2 \text{ ns}$.
2. Assumes that $t_{rCD} \leq t_{rCD}(\text{max})$ and $t_{rAD} \leq t_{rAD}(\text{max})$. If t_{rCD} or t_{rAD} is greater than the maximum recommended value shown in this table, t_{rAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF .
4. Assumes that $t_{rCD} \geq t_{rCD}(\text{max})$ and $t_{rAD} \leq t_{rAD}(\text{max})$.
5. Assumes that $t_{rCD} \leq t_{rCD}(\text{max})$ and $t_{rAD} \geq t_{rAD}(\text{max})$.
6. $t_{off}(\text{max})$, $t_{oz}(\text{max})$, $t_{ofr}(\text{max})$, and $t_{wez}(\text{max})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{rCD}(\text{max})$ limit insures that $t_{rAC}(\text{max})$ can be met, $t_{rCD}(\text{max})$ is specified as a reference point only; if t_{rCD} is greater than the specified $t_{rCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{rAD}(\text{max})$ limit insures that $t_{rAC}(\text{max})$ can be met, $t_{rAD}(\text{max})$ is specified as a reference point only; if t_{rAD} is greater than the specified $t_{rAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{wCS} , t_{rWD} , t_{cWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only ; if $t_{wCS} \geq t_{wCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{rWD} \geq t_{rWD}(\text{min})$, $t_{cWD} \geq t_{cWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read modify write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referred to $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ leading edge in early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read modify write cycle.
12. t_{rASP} defines $\overline{\text{RAS}}$ pulse width in EDO mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of $100 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.

15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $t_{OEH} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} \geq t_{CWL}$, invalid data will be out at each I/O.
16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
17. When both \overline{LCAS} and \overline{UCAS} go low at the same time, all 16-bits data are written into the device. \overline{LCAS} and \overline{UCAS} cannot be staggered within the same write/read cycles.
18. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
19. t_{ASC} , t_{CAH} , t_{RCS} , t_{RCH} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
20. t_{CRP} , t_{CHR} , t_{ACP} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
21. t_{CWL} , t_{DH} , t_{DS} and t_{CHS} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
22. t_{CPN} and t_{CP} are determined by the time that both \overline{UCAS} and \overline{LCAS} are high.
23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH \text{ min}}/V_{IL \text{ max}}$ level.
24. Either t_{ODD} or t_{CDD} must be satisfied.
25. Either t_{DZO} or t_{DZC} must be satisfied.
26. t_{HPC} (min) can be achieved during a series of EDO mode write cycles or EDO mode read cycles. If both write and read operation are mixed in a EDO mode \overline{RAS} cycle (EDO mode mix cycle (1), (2)), minimum value of \overline{CAS} cycle ($t_{CAS} + t_{CP} + 2t_r$) becomes greater than the specified t_{HPC} (min) value. The value of \overline{CAS} cycle time of mixed EDO mode is shown in EDO mode mix cycle(1) and (2).
27. EDO Hi-Z control by \overline{OE} or \overline{WE} . \overline{OE} rising edge disables data outputs. When \overline{OE} goes high during \overline{CAS} high, the data will not come out until next \overline{CAS} access. When \overline{WE} goes low during \overline{CAS} high, the data will not come out until next \overline{CAS} access.


Notes concerning $\overline{2CAS}$ control

Please do not separate the $\overline{UCAS}/\overline{LCAS}$ operation timing intentionally. However skew between $\overline{UCAS}/\overline{LCAS}$ are allowed under the following conditions.

- 1) Each of the $\overline{UCAS}/\overline{LCAS}$ should satisfy the timing specifications individually.
- 2) Different operation mode for upper/lower byte is not allowed; such as following.



- 3) Closely separate upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.



Timing Waveforms






FIGURE 1. READ CYCLE



*  : Don't care

** \overline{OE} : Don't care

*** $t_{wCS} \geq t_{wCS}(\text{min})$

FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. DELAYED WRITE CYCLE ^{*15}






FIGURE 4. READ MODIFY WRITE CYCLE^{*15}





*  : Don't care

** \overline{OE} , \overline{WE} : Don't care

*** Refresh Address:
A0-A8 (RA0-RA8)

FIGURE 5. \overline{RAS} ONLY REFRESH CYCLE



*  : Don't care

** $\overline{\text{OE}}$: Don't care

FIGURE 6. $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




FIGURE 7. HIDDEN REFRESH CYCLE




FIGURE 8. EXTENDED DATA OUT MODE READ CYCLE





FIGURE 10. EXTENDED DATA OUT MODE READ CYCLE (2CAS TYPE)




- * \overline{OE} : Don't care
- ** $t_{wcs} \geq t_{wcs}(\min)$
- ***  : Don't care

FIGURE 11. EXTENDED DATA OUT MODE EARLY WRITE CYCLE




FIGURE 12. EXTENDED DATA OUT MODE DELAYED WRITE CYCLE *15




FIGURE 13. EXTENDED DATA OUT MODE READ MODIFY WRITE CYCLE ¹⁵




FIGURE 14. EXTENDED DATA OUT MODE MIX CYCLE (1) ²⁶





FIGURE 15. EXTENDED DATA OUT MODE MIX CYCLE (2) *26



The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.



1. Please do not t_{TRASS} timing, $10\mu\text{s} \leq t_{\text{TRASS}} \leq 100\mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{TRASS}} \geq 100\mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
2. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycle of distributed CBR refresh with $15.6\mu\text{s}$ interval should be executed within 8ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with $15.6\mu\text{s}$ interval in normal read/write, CBR refresh should be executed within $15.6\mu\text{s}$ immediately after exiting from and before entering into the self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

FIGURE 16. SELF-REFRESH CYCLE

Package Dimensions

Unit: Inches (mm)

40 SOJ



40(44) TSOP (TYPE II)

