

DK4_XA USER MANUAL

DK4000-XA Development Kit For PSD4000 Series of Flash PSDs

CONTENTS

■ (Please see next pages)

January 2002 1/3



DK4000-XA DEVELOPMENT KIT For PSD4000 Series of Flash PSDs Rev 0.98



Contents:

- ❖ PSDsoft Express Point and Click Windows based Development Software
- ❖ DK4000 Eval Board with PSD4135G2
- ❖ FlashLINK JTAG In-System Programmer (ISP)
- ❖ Ribbon and "Flying Lead" JTAG cables for FlashLINK
- ❖ Serial UART cable
- ❖ CDROM Data Book, Software and Videos
- 110V or 220V Power supply

DK4000 – XA DEVELOPMENT KIT	
Introduction	3
A couple of definitions:	
Hardware	
<u>Software</u>	3
Detailed Descriptions	5
Other board features	5
Step-By-Step Instructions for ISP Programming:	
Using DK4000 as a Development Platform for P51XA users:	8
<u>Concept</u>	8
Downloading to the Development Board	8
JTAG - ISP	8
P51XA Design Overview	9
Memory Swapping in the PSD	
What really happens	
Creating your own IAP code bundle	
References	12
References Application notes	
Application notes	12
Application notesAPPENDIX	12
Application notes APPENDIX Appendix A - Jumper configuration on DK4000	12 13
Application notes APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description	12 13 14
APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list	12131415
Application notes APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic	1213151516
APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic	1213151616
Application notes APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic	121315161617
APPENDIX Appendix A - Jumper configuration on DK4000. Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic DK4000 Parts List	12131516161718
Application notes APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic DK4000 Parts List Appendix D: FlashLINK Information	1213151616171819
Appendix A - Jumper configuration on DK4000	1213151617181921
Appendix A - Jumper configuration on DK4000	1213151617181819
Appendix A - Jumper configuration on DK4000. Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic DK4000 Parts List Appendix D: FlashLINK Information Features Overview Operating considerations	
APPENDIX Appendix A - Jumper configuration on DK4000. Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic XA Daughter Board Schematic DK4000 Parts List Appendix D: FlashLINK Information Features Overview Operating considerations FlashLINK pinouts	
APPENDIX Appendix A - Jumper configuration on DK4000. Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic DK4000 Parts List Appendix D: FlashLINK Information Features Overview Operating considerations FlashLINK pinouts Loop back connector schematic	
APPENDIX Appendix A - Jumper configuration on DK4000 Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic Power Supply Schematic XA Daughter Board Schematic DK4000 Parts List Appendix D: FlashLINK Information Features Overview Operating considerations FlashLINK pinouts Loop back connector schematic Appendix E Results codes and debug tree for htestXA.obj	
Appendix A - Jumper configuration on DK4000	
Appendix A - Jumper configuration on DK4000. Appendix B Software functional description Appendix C Development Board Schematic and parts list Main Schematic. Power Supply Schematic. XA Daughter Board Schematic. DK4000 Parts List. Appendix D: FlashLINK Information Features. Overview. Operating considerations. FlashLINK pinouts. Loop back connector schematic. Appendix E Results codes and debug tree for htestXA.obj Results codes. Success Code	
Appendix A - Jumper configuration on DK4000	

DK4000 – XA Development Kit

Introduction

Congratulations on purchasing ST's DK4000 Development kit. The DK4000 (110V or 220 Volt version) is a low cost kit for evaluating the PSD4000 series of FLASH Programmable System Devices called PSDs. The DK4000 kit is extremely versatile, and can be used in several different modes. For example, it can be used to demonstrate the PSD4000's capability of JTAG In-System Programmability (ISP). Also, once initial code is resident in the PSD, the program code can be updated while the MCU is running, called In-Application Programming (IAP). Philips P51XA family users can utilize the DK4000 as an evaluation platform for code development.

The DK4000 – XA Development Board is specific to the Philips P51XA microcontroller family. However, other proliferation boards are be available. Check the website at www.st.com/psm for availability.

A couple of definitions:

In-System Programming (ISP)- A JTAG interface (IEEE 1149.1 compliant) is included on the PSD enabling the entire device to be rapidly programmed while soldered to the circuit board (Main FLASH, Secondary Boot FLASH, the PLD and all configuration areas). This requires no MCU participation, so the PSD can be programmed or reprogrammed anytime, anywhere, even while completely blank. The MCU is not required for ISP.

<u>In-Application Programming (IAP)</u> – Since two independent FLASH memory arrays are included in the PSD, the MCU can execute code from one memory while erasing and programming the other. Robust product firmware updates in the field are possible over any communication channel (a few examples are CAN, Ethernet, UART, J1850) using this unique architecture. For IAP, all code is updated through the MCU.

Hardware

- PSD4135G2 4Mb Main FLASH(512kx8), 256Kb Boot FLASH(32kx8), 64Kb SRAM(8kx8). See website for data sheet www.waferscale.com.
- Eval/Demo Board with P51XA or other MCU, LCD Display, JTAG and UART ports for ISP/IAP
- FlashLINK JTAG ISP Programmer (uses PC's parallel port)
- Straight thru serial cable (Male-Female)
- Power Supply

Software

To ensure you have the latest versions, check the website often.

- 1. PSDsoft Express Point and Click Windows programming development software. This will install to its own directory.
 - MCU Selection by manufacturer and part number
 - Graphical definition of pin functions
 - · Easy creation of memory map
 - JTAG ISP Programming.
- 2. The distribution disk contains the following directories, each with executable code. For convenience, copy each distribution disk directory to your machine under
- ...\PSDexpress\dk4kp-XA\.... For example, ...PSDexpress\dk4kp-XA\hwtest-XA\,
- ...PSDexpress\ dk4kp-XA\demo1-XA\, etc.
 - Hwtest-XA. Validates DK4000 board hardware including serial port
 - Demo1-XA. Simple program for IAP demo, displays "have no fear..."

Each directory contains the following

- *.zip for the psd
- *.zip for the C level source code
- readme.txt file containing late breaking information
- *.obj file suitable for direct PSD programming.

Since the *.obj file is the natural format needed by PSDsoft for direct programming of the PSD, no unzipping is necessary to change the executing code in the development board.

The hardware test (hwtest_xa.obj) is resident on the development board. A detailed description of each software bundle is included in the appendix.

The following table is a specific listing of the files and their locations on the distribution disk.

Directory	Files	Description		
Hwtest-XA		Hardware test		
	XAp_hwt_10szip	Contains all PSD source files		
	XAc_hwt_10szip	Contains all C level code files (a)		
	Readme.txt Late breaking information			
	htestXA.obj	Duplicate obj file (also in PSD zip file above)		
Demo1-XA		"no need to fear"		
	UXAdemop10zip	Contains all PSD source files		
	UXAdemoc10zip	Contains all C level code files (a)		
	Readme.txt	Late breaking information		
	demo_xa.obj	Duplicate obj file (also in PSD file above)		

Notes

a. TASKING C for XA 3.0r5 or later

*** Notice:

An additional code bundle will be posted on the web in the future to cover the IAP functionality. Please go to www.st.com/psm, and select "Development Tools" and scroll down to DK4000 where the latest software and manual can then be downloaded.

Detailed Descriptions




Figure 1 DK4000-XA Development Board

The following features are included in the development board and shown graphically in the above figure.

- **Display -** A two line by 16 character LCD display.
- Power switch
- **UART Serial Port(female)** Connected to MCU serial port; used for In-Application Programming (IAP)
- Philips P51XA or other MCU
- **PSD4000 software** The PSD4000 is programmed with HWTest demonstration code. User can program alternative programs via JTAG ISP.
- JTAG programming Port Used in conjunction with FlashLINK programmer for ISP.
- Reset Button For resetting the MCU and PSD.

Other board features

Other features of the DK4000 board are listed below. These elements are unpopulated to provide lowest cost to the user.

- Provision for chaining JTAG connector is provided in P2 and JP2.
- Provision for off board expansion is provided by board connectors suitable for 0.025 square posts
- Provision for 9v battery input is provided near power connector(solder pads only).

Step-By-Step Instructions for ISP Programming:

- a) Install PSDsoft Express on your PC running Windows 95/98/NT/2000. Check web for latest version.
- b) Plug the FlashLINK Programmer into your PC's parallel port and plug in the ribbon cable to the JTAG port on the eval board. For help, see the Appendix C of the FlashLINK manual.
- c) Plug in power supply and turn on power. An LCD contrast control is provided as R11. The typical setting is near the counterclockwise stop.
- d) Run PSDsoft Express. Here is the initial screen if no project was open in a prior session.




Figure 2 Opening screen upon PSDsoft Express invocation

Use cancel at this point since all we need to do is program the PSD with an existing demonstration file (*.obj) and there is no need to create a new project. Later, in the "Using the DK4000 as a development platform", a further tutorial is given on using PSDsoft Express with the Eval Board for development.




Figure 3 Invocation reminder screen

e) In the Design Flow (shown below), click on the ST JTAG/ISP button. Bottom row of boxes left side.




Figure 4 PSDsoft Express flow

The following screen appears inquiring if it's desired to program a single device or multiple devices in the JTAG chain. Select "Only one" and OK.



Figure 5 JTAG-ISP Operations dialog

Clicking OK brings up the JTAG Operations - Single device dialog shown in the following figure.




Figure 6 PSDsoft Express, JTAG Operations dialog

- f) In Step 1, browse to find the *.obj file shown in the above figure
- g) In "select device" box, choose the PSD4000 device you have installed on the board
- h) In step 3, select the operation of "Program". Click execute.
- i) Observe in the lower pane the JTAG activities that occur while programming your device.
- j) Watch the display. When the download has completed, as indicated in the log window, push the reset button on the Development Board. The displays below will sequence one time and then operation will stop.




Figure 7 Eval Board Displays for Demo1 (demo_xa.obj)

If you cycle power to the board, you will see that the display will resequence, confirming that the program and all configuration information are stored in the PSD's non-volatile FLASH Memory.

- k) For better understanding of the program you may want to examine the following references:
 - 1. System memory map in the "P51XA Design Overview" section of this document .

 - PSDsoft Express project (demo_xa.ini)
 The file source code (included) to see how the executing code was configured

*** Notice:

An additional code bundle will be posted on the web in the future to cover the IAP functionality. Please go to www.st.com/psm, and select "Development Tools" and scroll down to DK4000 where the latest software and manual can then be downloaded.

Using DK4000 as a Development Platform for P51XA users:

Concept

The ST DK4000 Development Board provides the following capabilities

- Demonstrate design concepts early, optimizing "time to market"
- Jump start user application with proven framework (hardware and software)
- Substitute for user target system until target prototypes are available
- Gives instant platform for testing ISP and IAP demonstration
- Allows programming the PSD using included FlashLINK cable

Downloading to the Development Board

Executable code can be downloaded to the Development Board two different ways: via the JTAG (ISP) or via the UART (IAP). This manual only describes the ISP capabilities at this time. The IAP capabilities will be supported in the future using PSDload available on the website.

JTAG - ISP

The PSD4000 series JTAG interface provides the capability of programming all memory areas within the PSD (PLD, configuration, main and secondary FLASH memories). This interface can also be used to program a completely blank component as JTAG is enabled as the default PSD state. See Application Note 54 (AN054) for further description of the JTAG interface on our CD or our website.

The LCD will be non operational during JTAG - ISP since the MCU is not operating. During this interval, the PSD is not connected to the MCU bus. To restrain the MCU during this interval, the JTAG interface contains a signal, (RST) that is connected to the MCU reset pin.

ST provides a FlashLINK programmer to facilitate the JTAG programming operation. The FlashLINK programmer connects the PC parallel port to the Eval Board JTAG header and is driven by PSDsoft Express, the PSD development tool.

P51XA Design Overview

The following figure depicts how the memory is allocated in this project for the htestXA.obj.

The default configuration is 16 bit multiplexed for the following system resources;

- PSD code memory (flash and boot areas)
- PSD SRAM
- LCD
- CSIOP space (PSD registers).




Figure 8 Memory Map of DK4000/P51XA Board

Memory Swapping in the PSD

For this test (htestXA.obj), the dip switch should be in the following position _____. As a component of this test, a copy of the executing code that resides in csboot0/1 is made. The destination of this copy is the main flash area FS0, as shown in the figure below. After the copy operation, the following map applies.

P51XA Program S	=	P51XA Data Space		
8FFFF		fs0 Copy of Boot area Main Flash	8FFFF 80000	64K bytes
		fs7 64K bytes PSD Main Flash		64K bytes
		fs6 64K bytes PSD Main Flash	6FFFF 60000	64K bytes
		fs5 64K bytes PSD Main Flash	5FFFF <u>50</u> 000	64K bytes
nothing m	apped ·	fs4 ក្រហុកគ្រូវដ្រែ PB© Main Flash	4FFFF 40000	64K bytes
		fs3 64K bytes PSD Main Flash	3FFFF 30000	64K bytes
		fs2 64K bytes PSD Main Flash	2FFFF 20000	64K bytes
		fs1 64K bytes PSD Main Flash	1 1FFFF 1 10000	64K bytes
08000 000 - 07FFF CSBOO13, 8KB PS 000 - 03FFF CSBOO13, 8KB PS 000 - 03FFF CSBOO13, 8KB PS 000 - 01FFF CSBOO10, 8KB PS	D 2nd Flash D 2nd Flash	nothing mapped rs0, 8K bytes PSD SRAM csiop, PSD cntl regs lcd_e, ext LCD chip sel nothing mapped P51XA-G3 Regs/SRAM	0A000 08000 - 09FFF 07000 - 070FF 06000 - 06001 00400 - 05FFF 00000 - 003FF	64K bytes

Figure 9 Memory map after running of htestXA.obj

For normal boot, the second LCD screen shows "executing from, BOOT area". The message exists in a fixed location in the code and is read from this location and copied to the LCD at boot up.

When the code copy is performed, a different message is inserted into the same fixed location based on the destination of the copy (as shown in FS0). When this version of the code is executed, the message is displayed "executing from MAIN FLASH". This method yields a single unambiguous confirmation of the execution source, which is very convenient for demonstrating memory swapping operations.

Now let's boot from FS0 to demonstrate the swapping capability of the PSD. Place the dip switch in the following position and press the reset button. You should see the execution source annunciated to the display "booting from MAIN FLASH". The following memory map applies.




Figure 10 Memory map for alternate memory boot

The memory movement within the MCU memory map is accomplished via the logic contained in the PLD equations in the PSD. Each segment that moves must have dual ranged defined in these equations. The selection is made based on a single logic bit (exe_src_a) that resides in the PSD PAGE register. Following are the equations for the system. These can bee seen in the PSDsoft Express project included with the kit. Note that "#" indicates a logical OR and "&" indicates a logical AND.

```
Csboot0 = ( (0x0 - 0x01FFF) & exe_src_a )#( (80000 - 81FFF) & exe_src_a )
Csboot1 = ( (0x02000 - 0x03FFF) & exe_src_a ) #( (82000 - 83FFF) & exe_src_a )

Fs0 = ( (0x80000 - 0x8FFFF) & exe_src_a )
#( (0x0 - 0x03FFF) & exe_src_a )
```

Note that the logic variable (bit) controlling the actual location of the memory is "exe_src_a". When this bit is zero (0), the memory segments are as shown in Figure 9. When exe_src_a is one (1), FSO appears in the execution location as shown in Figure 10, and the csboot areas are not in the map at all. The physical location of this logic bit, exe_src_a, is in the bit6 position of the PAGE register. Actually this bit can be anywhere, the only important element is that it is contained in the PLD equations, as shown above, and accessible by the MCU. Control of this bit is via a board mounted dip switch.

The power up sequence is as follows:

- a. Execute C startup
- b. Read the dip switch
- c. Modify the PSD PAGE and VM registers to obtain the correct memory map.

Once the PAGE and VM register write operations have completed, the next instruction is fetched from the new memory location (FS0).

This same sequence of events occurs every time power is applied to the board. Since the PAGE register is always 00h at power up, the software always executes steps a) and b) from the boot area. Then, based on the DIP switch selection, the code will either stay in the boot area or jump to the main FLASH area.

What really happens

There is a subtlety involved in the transfer of execution described above. This subtlety is due to the fact that the MCU really doesn't know the source of the instruction bytes; boot area or main FLASH. All the MCU knows is that valid instructions on valid address boundaries are presented on the bus when the MCU needs them. Then the MCU executes the instruction and generates the next address. The key element involved is the generation of the address by the MCU.

To understand this critical transfer of control, let's examine the instruction-by-instruction transition from one memory to the other. After the reset signal is deasserted, the MCU is executing from the csboot area normally. This continues until the exe_src_a bit is written, moving FS0 into the execution location (0x0-0x3FF). At this same time, csboot area is, for all practical purposes, gone from the system memory map. At this point, the MCU is generating the next address from the instruction received from the csboot area. However, the next instruction will come from the FS0 area. This next instruction fetch must be appropriate to maintain the program flow. That is, the next instruction must be received by the MCU on an instruction boundary and be appropriate for the program flow. In addition, any issues with the stack and stack pointer must be resolved so program flow can continue (subroutine return addresses, temporary variables, etc.). Pipelining operations can result in execution from the pipeline instead of the new memory, but the pipeline will continue to be filled from the new memory.

The method we've used to ensure correct operation is to place identical code at identical locations in both applications through the point of the swap. After the point of the swap, the code bundles can diverge without problems. While this result is inherently ensured in a code copy scenario like htestXA.obj, it's not so automatic when the applications are different such as those existing in a true IAP scenario.

Creating your own IAP code bundle

A few easy steps can ensure that program flow for this critical area is guaranteed to occur properly. These steps involve the absolute location of certain modules within the base application and the new IAP application. Locating these modules is accomplished using linker controls. With this framework, booting from one application to another is EASY.

References

Application notes

AN054 JTAG Information AN069 - Design Guide, PSDsoft Express and PSD4135G2 AN070 Design Guide, P51XA **Appendix**

Appendix A - Jumper configuration on DK4000

Jumper	Description	Default position (shown by dotted line)	Board position
JP1	Measure PSD current	No measure	Upper center
JP2	JTAG chaining	No chain	Upper right
JP3	Internal / external power supply	Internal power supply	Lower right
JP4	9v battery connector	None (no jumper)	Lower right
JP10	Display control	XA (non default	Lower center
(rev C only)		position)	




Figure 11 Assembly Drawing with default jumper positions

Appendix B Software functional description

1. htestXA

This code exercises all components of the development board: the display, PSD memory and chip selects, as well as the UART channel (single character only on receive and transmit). This confirms functionality and is used as a production test. The following list describes the viewable LCD screens.

- Invocation banner, software version
- Display execution source. (boot area or main flash)
- Motherboard LED test
- PSD RAM test
- Code Copy. Executing boot code is copied to main flash block FS0 (BOOT-> FLASH)
 Displays flash ID and does erase of FS0 prior to the copy operation.
- UART test (waiting for host to send "0", dev board reply is a "1", baud rate is19200 with 8 data bits, no parity and one stop bit)

After this code has run one time, a copy of the executing code exists in the FLASH area. The system can run from this code copy by placing the dip switch in the appropriate configuration as described in the "Memory Swapping in the PSD" section of this document.

2. Demo

This is a simple program that displays the following text on the LCD display. No Need to fear, EASYflash is here .

The intent is to show a minimal level of functionality. No UART support is provided.


An additional code bundle will be posted on the web in the future to cover the IAP functionality.

.


Appendix C Development Board Schematic and parts list

Main Schematic


Note. In the XA design, the C167 component is not populated on the main board shown below. The daughter board supplies the MCU.



Power Supply Schematic



XA Daughter Board Schematic



DK4000 Parts List

eval board parts list					5/17/2000 tmw
DK4000					
	QTY	GENERIC			
ref des	PER	P/N	DESCRIPTION	VENDOR	PART NUMBER
	1	pcbevm0002	asian 21insq, us 25 in sq@		
ds1	1	dis101-0001	display	hantronix	hdm16216h-b
y1	1	y101-0002	crystal, 11.059MHZ	digikey	CTX078-ND
u1	1	umcu0002	microcontroller	Phillips	P51XA
u2	1		PSD42xxG	ST	PSD42xxG
			psd socket	Yamiachi	IC149-080-030-S5
u3	1	u232-0001	232 driver	analog devices	adm202jrn
u4	1	usup0002	max 6315	maxim, 5v	max6315leuk
u6	1	ureg-0001	regulator	micrel	mic5237-5.0bt
d1-4	4	cr101-0001	diode		s1ab
d5	1	vr101-0001	zener diode, 15v	motorola	mmsz5254bt1
d6	1	cr101-0002	signal diode	national	fdLL4148
d7-15	9	led101-0002	led, t5(t1.75)	lumex	SLX-LX5093ID
c1-2	2	cap0805-2209	22 pf caps, cer	murata	grm40c0g22050ad
c10,c21,c23,c25	4	cap1206-1004	cap, 1uf tant	murata	grm42-6y5v105z016ad
c12,c19	2	cap1206-1004	cap, 1uf cer, 1206	AVX	1206zc105mat2a
c3-9,c11, c13- 18,c20,c22, c24	18	cap0805-1003	0.1 cap, smt, cer	murata	grm40z5u104z016ad

C40	1	cap0805-1009			
r1	1	res0805-1005	resistor, smt, 10M, 1/8 watt, 0805	samsung	rm10j106ct
r2-4, R57	3	res0805-1000	resistor, smt, 100, 1/8 watt	samsung	rm12j101ct
r5-10, r12-r23, r32-					
47, R54, R55	35	res0805-1002	resistor, smt, 10k, 1/8 watt, 0805	samsung	rm10f1002ct
r11	1		variable resistor, 10k	digikey	3309P-103-ND
R24-31, R53	9	res0805-8200	resistor, smt. 820, 1/8 watt		rm10f820ct
jp1, jp3	2	con225-1003	3 position header	samtec	tsw-103-23-L-s-LL
j1,j3	2	rec225-1002	shunt (use with jpx above)	samtec	snt-100-bk-g
jp2	1	con225-3003	post 3x3	samtec	tsw-103-23-L-T-LL
j2	1	rec225-3002	triple shunt (use with jp3)	samtec	mnt-103-bk-g
			rt angle rs232 connector(female, 9		
j4	1	con232-0001	pin)	amp	745988-4
s1	1	sw102-0001	reset switch, momentary	bourns	7914g
s2	1	swdip0004	4 position dip switch, side actuated	cts	195-4mst
s3	0	sw101-0002	on-off switch	digikey	EG1906-ND
	1				
t1	1	tr101-0001	class 2 transformer, 500ma,female	digikey	dpd090050-p-5
j7	1	con103-0001	connector for ps, male	digikey	pj-202a
	1		7x2 ribbon connector	samtec	
p1	1	con104-2007	jtag connectors	samtec	tst-107-01-L-D-LL
P13-P16	4				
	1	con225-1014	14 pin single in line connector/spacer (display)	samtec	dw-14-17-T-S-250-LL
	4	std102-0250	standoffs for board	richco	SRS4-5-01
	2	std101-0250		richco	dlcbsat-4-01
tp_ps,tp_gnd	2	tp101-0001		koa	rcw
<u> </u>	2	riv101-0281		rivet king	c-1 (std tubular rivet)

Appendix D: FlashLINK Information

Features

- Allows PC parallel port to communicate with PSD9xx via PSDsoft Express
- Provides interface medium for JTAG communications
- Supports basic IEEE 1149.1 JTAG signals (TCK, TMS, TDI, TDO)
- Supports additional signals to enhance download speed (TERR, TSTAT)
- Can be used for programming and/or testing
- Wide power supply range of 2.7 to 5.5v
- Pinout independent with target side flying leads
- Convenient desktop packaging allows varying applications (desk, lab or production)
- Synchronous JTAG interface allows speeds as fast as pc parallel port can drive

Overview

Flashlink is a hardware interface from a standard PC parallel port to one or more PSD8xx/9xx devices located within a target PC board, as shown below. This interface cable allows the PSD to be exercised for purposes of programming and/or testing. PSDsoft Express/PSDsoft2000 is the source for driving FlashLINK.




Figure 12 Typical FlashLINK application

Operating considerations

Operating power for FlashLINK is derived from the target system in the range of 2.7 to 5.5 v. Compatibility over this voltage range is ensured by the design of FlashLINK. No settings are involved.

On a cautionary note, it is recommended that the target system be powered by a regulated and stable source of power, which is energized at the final value of Vcc. It is not recommended that the input voltage be varied using the verneer on a regulated power supply, as this may cause the internal FlashLINK IC's (74VHC240) to misoperate toward the lower end of the supply range.

Each FlashLINK is packaged with a six-inch "flying lead" cable for maximum adaptability. A ribbon cable requires the use a certain connector and pin configuration on the target assembly. This flying lead cable mates to the FlashLINK adapter on one end and has loose sockets on the other end to slide onto 0.025" square posts on the target assembly.

The signals are defined in the following table.

PIN #	SIGNAL NAME	DESCRIPTION	Туре	Flashlink is Signal
1	JEN\	Enables JTAG-ISP pins on PSD. Only used when JTAG-ISP signals are multiplexed with other I/O.(optional)	OC,100K	Source
2	TRST\ *	JTAG reset on target (optional per 1149.1)	OC,10K	Source
3	GND	Signal ground		
4	CNTL *	Generic control signal, (optional)	OC,10K	Source
5	TDI	JTAG IEEE 1149.1 serial data input		Source
6	TSTAT	JTAG-ISP programming status (optional)		Destination
7	Vcc	VDC Source from target (2.7 - 5.5 VDC)		
8	RST\	Target system reset (recommended)	OC,10K	Source
9	TMS	JTAG IEEE 1149.1 mode select		Source
10	GND	Signal ground		
11	TCK	JTAG IEEE 1149.1 clock		Source
12	GND	Signal ground		
13	TDO	JTAG IEEE 1149.1 serial data output		Destination
14	TERR\	JTAG-ISP programming error (optional)		Destination
Notes				
	old signals	are required connections		
		unds are connected inside FlashLINK adapte	r	
3. C	C = open co	ollector, pulled-up to Vcc inside FlashLINK ac	lapter	
		orted by PSDsoft, signals remain inactive.		
	he target de nax @ 5.5V)	vice must supply Vcc to the FlashLINK Adap	ter (2.7 to 5.	5 VDC, 15mA

Figure 13 Pin descriptions for FlashLINK adapter assembly

All 14 signals may not be needed for a given application. Here's how they break down:

- (6) Required signals (four JTAG-ISP pin config): TDI, TDO, TMS, TCK, Vcc, GND
- (2) Optional signals for faster ISP (6 JTAG-ISP pin config): TSTAT, TERR\
- (1) Optional signal to control multiplexing of the JTAG signals: JEN\
- (1) Recommended signal to allow FlashLINK to reset target system during and after ISP: RST\
- (1) Optional IEEE-1149.1 signal for JTAG chain reset: TRST\
- (1) Optional generic control signal from FlashLINK to target system: CNTL
- (2) Two additional ground lines to help reduce EMI if a ribbon cable is used. These ground lines "sandwich" the TCK signal in the ribbon cable. These lines are not needed for use with the flying lead cable. That is why the flying lead cable has only 12 of 14 wires populated.

FlashLINK pinouts

There is still no industry "standard" JTAG connector. Each manufacturer differs. ST has a specific connector and pinout for the FlashLINK programmer adapter. The connector scheme on the FlashLINK adapter can accept a standard 14 pin ribbon connector (2 rows of 7 pins on 0.1" centers, standard keying) or any other user specific connector that can slide onto 0.025" square posts. The pinout for the FlashLINK adapter connector is shown in the previous Figure.

A standard ribbon cable is good way to quickly connect to the target circuit board. If a ribbon cable is used, then the receiving connector on the target system should be the same connector type with the same pinout as the FlashLINK adapter shown in Figure 4. Keep in mind that the JTAG signal TDI is sourced from the FlashLINK adapter and should be routed on the target circuit card so that it connects to the TDI input pin of the PSD device. Although the name "TDI" infers "Data In" by convention, it is an output from FlashLINK and an input to the PSD device. Also keep in mind that the JTAG signal TDO is an input received by the FlashLINK adapter and is sourced by the PSD device on the TDO output pin. See App note 54 for further details.

ST JTAG-ISP CONNECTOR DEFINITION




Figure 7 - Pinout for FlashLINK Adapter and Target System

Each FlashLINK is sold with a six-inch "flying lead" cable for maximum adaptability since a ribbon cable requires the use a certain connector on the target assembly. This flying lead cable mates to the FlashLINK adapter on one end and has loose sockets on the other end to slide onto 0.025 square posts on the target assembly.





Figure 14 JTAG Chaining Example



Loop back connector schematic




Figure 15 Loop Back Tester, Passive, FlashLINK

Appendix E Results codes and debug tree for htestXA.obj

Results codes

	binary	
Results =	abcd	
0	0000	Success Code
1	0001	
2	0010	
3	0011	
4	0100	
5	0101	
6	0110	
7	0111	
8	1000	
9	1001	
Α	1010	
В	1011	
С	1100	
D	1101	
E	1110	
F	1111	

Table 1 Hex to Binary Conversion

Debug tree

X = don't care

а	b	С	d		action
Х	Х	Х	1	Page register test	Replace PSD (U1 on EVD) and retest
Х	Х	1	Х	PSD ram error	Replace PSD (U1 on EVD) and retest
Х	1	Х	Х	External Ram error	Replace SRAM (U3 EVM) and retest
1	Х	Х	Х	UART error	Repair U4 or surrounding circuitry,
					EVM (this is under the EVD board)

Table 2 Debug Tree

Appendix F: Board errata

Following is a brief list of issues with correlated on a revision level basis

Mother board

Rev C. JP10 added for XA display functionality.

Rev B. hardware mod for display-XA functionality.

Daughter board (XA)

Rev B initial release

DK4_XA - USER MANUAL

Table 1. Document Revision History

Date	Rev.	Description of Revision			
	1.0	ocument written in the WSI format			
31-Jan-2002	1.1	DK4_XA: DK4000-XA Development Kit For PSD4000 Series of Flash PSDs Front page, and back two pages, in ST format, added to the PDF file Any references to Waferscale, WSI, EasyFLASH and PSDsoft 2000 updated to ST, ST, Flash+PSD and PSDsoft Express			

2/3

For current information on PSD products, please consult our pages on the world wide web: www.st.com/psm

If you have any questions or suggestions concerning the matters raised in this document, please send them to the following electronic mail addresses:

apps.psd@st.com (for application support)
ask.memory@st.com (for general enquiries)

Please remember to include your name, company, location, telephone number and fax number.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

