

MOS INTEGRATED CIRCUIT

μ PD42S4400L, 424400L

3.3 V OPERATION 4 M-BIT DYNAMIC RAM 1 M-WORD BY 4-BIT, FAST PAGE MODE

Description

The μ PD42S4400L, 424400L are 1,048,576 words by 4 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

Features

- 1,048,576 words by 4 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S4400L-A60, 424400L-A60	288 mW	60 ns	120 ns	40 ns
μ PD42S4400L-A70, 424400L-A70	252 mW	70 ns	130 ns	45 ns
μ PD42S4400L-A80, 424400L-A80	216 mW	80 ns	150 ns	50 ns
μ PD42S4400L-A10, 424400L-A10	180 mW	100 ns	180 ns	60 ns

- The μ PD42S4400L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4400L	1,024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.36 mW (CMOS level input)
μ PD424400L	1,024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

- Multiplexed address inputs Row address: A0-A9, Column address: A0-A9


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S4400LGS-A60	60 ns	26-pin Plastic TSOP (II) (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S4400LGS-A70	70 ns		
μPD42S4400LGS-A80	80 ns		
μPD42S4400LGS-A10	100 ns		
μPD42S4400LLA-A60	60 ns	26-pin Plastic SOJ (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S4400LLA-A70	70 ns		
μPD42S4400LLA-A80	80 ns		
μPD42S4400LLA-A10	100 ns		
μPD424400LGS-A60	60 ns	26-pin Plastic TSOP (II) (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD424400LGS-A70	70 ns		
μPD424400LGS-A80	80 ns		
μPD424400LGS-A10	100 ns		
μPD424400LLA-A60	60 ns	26-pin Plastic SOJ (300 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD424400LLA-A70	70 ns		
μPD424400LLA-A80	80 ns		
μPD424400LLA-A10	100 ns		

Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground

Block Diagram



Input/Output Pin Functions

The μPD42S4400L, 424400L have input pins \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE} , A0 to A9 and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
\overline{RAS} (Row address strobe)	Input	\overline{RAS} activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • \overline{CAS} before \overline{RAS} refresh
\overline{CAS} (Column address strobe)	Input	\overline{CAS} activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)	Input	Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} .
\overline{WE} (Write enable)	Input	Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} .
\overline{OE} (Output enable)	Input	Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ °C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	RAS, CAS, WE, OE			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS Cycling trc = trc (MIN) I _O = 0 mA	trac = 60 ns	80	mA	1, 2, 3
				trac = 70 ns	70		
				trac = 80 ns	60		
				trac = 100 ns	50		
Standby current	μPD42S4400L	I _{CC2}	RAS, CAS ≥ V _{IH(MIN)} , I _O = 0 mA		0.5	mA	
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA		0.1		
	μPD424400L		RAS, CAS ≥ V _{IH(MIN)} , I _O = 0 mA		2.0		
	RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA			0.5			
RAS only refresh current		I _{CC3}	RAS Cycling, CAS ≥ V _{IH(MIN)} trc = trc (MIN), I _O = 0 mA	trac = 60 ns	80	mA	1, 2, 3, 4
				trac = 70 ns	70		
				trac = 80 ns	60		
				trac = 100 ns	50		
Operating current (Fast page mode)		I _{CC4}	RAS ≤ V _{IL(MAX)} , CAS Cycling tpc = tpc (MIN), I _O = 0 mA	trac = 60 ns	70	mA	1, 2, 5
				trac = 70 ns	60		
				trac = 80 ns	50		
				trac = 100 ns	40		
CAS before RAS refresh current		I _{CC5}	RAS Cycling trc = trc (MIN) I _O = 0 mA	trac = 60 ns	80	mA	1, 2
				trac = 70 ns	70		
				trac = 80 ns	60		
				trac = 100 ns	50		
CAS before RAS long refresh current (1,024 Cycles / 128 ms, only for the μPD42S4400L)		I _{CC6}	CAS before RAS refresh : trc = 125.0 μs RAS, CAS : V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX)} 0 V ≤ V _{IL} ≤ 0.2 V Standby : RAS, CAS ≥ V _{CC} - 0.2 V Address : V _{IH} or V _{IL} WE, OE: V _{IH} I _O = 0 mA	tras ≤ 200 ns	100	μA	1, 2
				tras ≤ 1 μs	150	μA	1, 2
CAS before RAS self refresh current (only for the μPD42S4400L)		I _{CC7}	RAS, CAS : trass = 5 ms V _{CC} - 0.2 V ≤ V _{IH} ≤ V _{IH(MAX)} 0 V ≤ V _{IL} ≤ 0.2 V I _O = 0 mA		100	μA	2
Input leakage current		I _{I(I)}	V _I = 0 to 3.6 V All other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I _{O(I)}	V _O = 0 to 3.6 V Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage		V _{OH}	I _O = -2.0 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = +2.0 mA		0.4	V	


- Notes 1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (trc and tpc).
 2. Specified values are obtained with outputs unloaded.

3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(MAX.)}$ and $\overline{CAS} \geq V_{IH(MIN.)}$.
4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read / Write Cycle Time	trc	120	-	130	-	150	-	180	-	ns		
RAS Precharge Time	trp	50	-	50	-	60	-	70	-	ns		
CAS Precharge Time	tcpn	10	-	10	-	10	-	10	-	ns		
RAS Pulse Width	trās	60	10,000	70	10,000	80	10,000	100	10,000	ns		
CAS Pulse Width	tcās	20	10,000	20	10,000	20	10,000	25	10,000	ns		
RAS Hold Time	trsh	20	-	20	-	20	-	25	-	ns		
CAS Hold Time	tcsh	60	-	70	-	80	-	100	-	ns		
RAS to CAS Delay Time	trcd	20	40	20	50	25	60	25	70	ns	1	
RAS to Column Address Delay Time	trad	15	30	15	35	17	40	17	50	ns	1	
CAS to RAS Precharge Time	tcp	10	-	10	-	10	-	10	-	ns	2	
Row Address Setup Time	tasr	0	-	0	-	0	-	0	-	ns		
Row Address Hold Time	trah	10	-	10	-	12	-	12	-	ns		
Column Address Setup Time	tasc	0	-	0	-	0	-	0	-	ns		
Column Address Hold Time	tcah	15	-	15	-	15	-	20	-	ns		
OE Lead Time Referenced to RAS	toes	0	-	0	-	0	-	0	-	ns		
CAS to Data Setup Time	tolz	0	-	0	-	0	-	0	-	ns		
OE to Data Setup Time	tolz	0	-	0	-	0	-	0	-	ns		
OE to Data Delay Time	toed	15	-	15	-	20	-	25	-	ns		
Transition Time (Rise and Fall)	tt	3	50	3	50	3	50	3	50	ns		
Refresh Time	μPD42S4400L	trf	-	128	-	128	-	128	-	128	ms	3
	μPD424400L	trf	-	16	-	16	-	16	-	16	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD (MAX.) and trCD (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD (MAX.)}$ and $\text{trCD} \geq \text{trCD (MAX.)}$ will not cause any operation problems.

- tCRP (MIN.) requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles preceded by any cycle.
- This specification is applied only to the μPD42S4400L.

Read Cycle

Parameter	Symbol	trAC = 60 ns		trAC = 70 ns		trAC = 80 ns		trAC = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	trAC	-	60	-	70	-	80	-	100	ns	1
Access Time from $\overline{\text{CAS}}$	tCAC	-	20	-	20	-	20	-	25	ns	1
Access Time from Column Address	tAA	-	30	-	35	-	40	-	50	ns	1
Access Time from $\overline{\text{OE}}$	tOEA	-	20	-	20	-	20	-	25	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	trAL	30	-	35	-	40	-	50	-	ns	
Read Command Setup Time	trCS	0	-	0	-	0	-	0	-	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	trRH	10	-	10	-	10	-	10	-	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	trCH	0	-	0	-	0	-	0	-	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	tOEZ	0	15	0	15	0	20	0	25	ns	3
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	tOFF	0	15	0	15	0	20	0	25	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)	trAC (MAX.)
$\text{trAD} > \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	tAA (MAX.)	$\text{trAD} + \text{tAA (MAX.)}$
$\text{trCD} > \text{trCD (MAX.)}$	tCAC (MAX.)	$\text{trCD} + \text{tCAC (MAX.)}$

trAD (MAX.) and trCD (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (trAC , tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions $\text{trAD} \geq \text{trAD (MAX.)}$ and $\text{trCD} \geq \text{trCD (MAX.)}$ will not cause any operation problems.

- Either trCH (MIN.) or trRH (MIN.) should be met in read cycles.
- tOFF (MAX.) and tOEZ (MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
\overline{WE} Hold Time Referenced to \overline{CAS}	twch	15	-	15	-	15	-	20	-	ns	1
\overline{WE} Pulse Width	twp	15	-	15	-	15	-	20	-	ns	1
\overline{WE} Lead Time Referenced to \overline{RAS}	trwl	20	-	20	-	20	-	25	-	ns	
\overline{WE} Lead Time Referenced to \overline{CAS}	tcwl	15	-	15	-	15	-	20	-	ns	
\overline{WE} Setup Time	twcs	0	-	0	-	0	-	0	-	ns	2
\overline{OE} Hold Time	toeh	0	-	0	-	0	-	0	-	ns	
Data-in Setup Time	tds	0	-	0	-	0	-	0	-	ns	3
Data-in Hold Time	tdh	15	-	15	-	15	-	20	-	ns	3

- Notes**
1. t_{wp}(MIN) is applied to late write cycles or read modify write cycles. In early write cycles, t_{wch}(MIN) should be met.
 2. If t_{wcs} ≥ t_{wcs}(MIN), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{ds}(MIN) and t_{dh}(MIN) are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	165	-	175	-	200	-	240	-	ns	
\overline{RAS} to \overline{WE} Delay Time	trwd	80	-	90	-	105	-	130	-	ns	1
\overline{CAS} to \overline{WE} Delay Time	tcwd	40	-	40	-	45	-	55	-	ns	1
Column Address to \overline{WE} Delay Time	tawd	50	-	55	-	65	-	80	-	ns	1

- Note**
1. If t_{wcs} ≥ t_{wcs}(MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{trwd} ≥ t_{trwd}(MIN.), t_{tcwd} ≥ t_{tcwd}(MIN.), t_{tawd} ≥ t_{tawd}(MIN.) and t_{tcpwd} ≥ t_{tcpwd}(MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	t _{PC}	40	-	45	-	50	-	60	-	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	-	35	-	40	-	45	-	55	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	60	125,000	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	-	10	-	10	-	15	-	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35	-	40	-	45	-	55	-	ns	
Read Modify Write Cycle Time	t _{PRWC}	85	-	90	-	100	-	120	-	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPWD}	55	-	60	-	70	-	85	-	ns	1


Note 1. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{MIN.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$, $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{MIN.})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t _{CSR}	10	-	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	15	-	15	-	15	-	20	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	-	10	-	10	-	10	-	ns	
$\overline{\text{RAS}}$ Pulse Width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RASS}	100	-	100	-	100	-	100	-	μs	1
$\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{RPS}	130	-	130	-	150	-	180	-	ns	1
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self Refresh)	t _{CHS}	-50	-	-50	-	-50	-	-50	-	ns	1
$\overline{\text{WE}}$ Setup Time	t _{WSR}	10	-	10	-	10	-	10	-	ns	
$\overline{\text{WE}}$ Hold Time	t _{WHR}	15	-	15	-	15	-	20	-	ns	

Note 1. This specification is applied only to the μPD42S4400L.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care


Late Write Cycle



Read Modify Write Cycle




Fast Page Mode Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S4400L)



Remark Address, \overline{OE} : Don't care I/O : Hi-Z

Cautions on Use of \overline{CAS} Before \overline{RAS} Self Refresh

\overline{CAS} before \overline{RAS} self refresh can be used independently when used in combination with distributed \overline{CAS} before \overline{RAS} long refresh; However, when used in combination with burst \overline{CAS} before \overline{RAS} long refresh or with long \overline{RAS} only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Burst \overline{CAS} Before \overline{RAS} Long Refresh


When \overline{CAS} before \overline{RAS} self refresh and burst \overline{CAS} before \overline{RAS} long refresh are used in combination, please perform \overline{CAS} before \overline{RAS} refresh 1,024 times within a 16 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.

(2) Normal Combined Use of \overline{CAS} Before \overline{RAS} Self Refresh and Long \overline{RAS} Only Refresh

When \overline{CAS} before \overline{RAS} self refresh and \overline{RAS} only refresh are used in combination, please perform \overline{RAS} only refresh 1,024 times within a 16 ms interval just before and after setting \overline{CAS} before \overline{RAS} self refresh.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle




Remark Address, \overline{OE} : Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (\overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle)



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 8$ -bit structure during test mode.

(1) Setting the mode

Executing the test mode cycle (\overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 8 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the \overline{RAS} / \overline{CAS} cycle or with the \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle. The \overline{WE} , \overline{CAS} before \overline{RAS} refresh cycle use the same counter as the \overline{CAS} before \overline{RAS} refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of \overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle.

Package Drawings

26 PIN PLASTIC TSOP (II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.36 MAX.	0.684 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0	0.039
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

S28G3-50-9JD

26 PIN PLASTIC SOJ (300 mil)



NOTE
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.4 ^{+0.2} _{-0.35}	0.685 ^{+0.008} _{-0.013}
C	7.57	0.298
D	8.47±0.2	0.333 ^{+0.008} _{-0.008}
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.6	0.024
G	3.5±0.2	0.138±0.008
H	2.4±0.2	0.094 ^{+0.008} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	6.73±0.20	0.265±0.008
Q	0.15	0.006
T	R 0.85	R0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

P26LA-50A-2



Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S4400L, 424400L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S4400LGS, 424400LGS: 26-pin plastic TSOP (II) (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	_____

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S4400LLA, 424400LLA: 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days ^{Note} (20 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	_____

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".