

8Mb ZBT® SRAM

MT55L512L18F, MT55L512V18F, MT55L256L32F, MT55L256V32F, MT55L256V36F


3.3V VDD, 3.3V or 2.5V I/O

FEATURES

- · High frequency and 100 percent bus utilization
- Fast cycle times: 10ns, 11ns and 12ns
- 100-pin TQFP
- 165-pin FBGA
- Single $+3.3V \pm 5\%$ power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed, fully coherent WRITE
- Internally self-timed, registered outputs to eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Linear or Interleaved Burst Modes
- Burst feature (optional)
- Pin/function compatibility with 2Mb, 4Mb, and 16Mb ZBT SRAM
- Automatic power-down

OPTIONS • Timing (Access/Cycle/MHz)	MARKING*
7.5ns/10ns/100 MHz	-10
8.5ns/11ns/90 MHz	-11
9ns/12ns/83 MHz	-12
• Configurations 3.3V I/O	
512K x 18	MT55L512L18F
256K x 32	MT55L256L32F
256K x 36	MT55L256L36F
2.5V I/O	
512K x 18	MT55L512V18F
256K x 32	MT55L256V32F
256K x 36	MT55L256V36F
• Package	
100-pin TQFP	T
165-pin FBGA	F

Part Number Example: MT55L256L32FT-11



GENERAL DESCRIPTION


The Micron[®] Zero Bus Turnaround^{$^{\text{TM}}$} (ZBT[®]) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

Micron's 8Mb ZBT SRAMs integrate a 512K x 18, 256K x 32, or 256K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating any turnaround cycles for READ to WRITE, or WRITE to READ, transitions. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data


^{*} A Part Marking Guide for the FBGA devices can be found on Micron's web site—http://www.micronsemi.com/support/index.html.



FUNCTIONAL BLOCK DIAGRAM 512K x 18



FUNCTIONAL BLOCK DIAGRAM 256K x 32/36



NOTE: Functional block diagrams illustrate simplified device operation. See truth table, pin descriptions, and timing diagrams for detailed information.



GENERAL DESCRIPTION (continued)

inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input (ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc#, and BWd#), and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK), and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW, or left unconnected if burst is unused. The flow-through dataout (Q) is enabled by OE#. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

All READ, WRITE, and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address.

To allow for continuous, 100 percent use of the data bus, the flow-through ZBT SRAM uses a LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The write data associated with the address is required one cycle later, or on the rising edge of clock cycle two.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are available only on the x18 and x36 versions.

Micron's 8Mb ZBT SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are LVTTL-compatible. Users can choose either a 3.3V or 2.5V I/O version. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to the Micron Web site (<u>www.micronsemi.com/en/products/sram/</u>) for the latest data sheet.



TQFP PIN ASSIGNMENT TABLE

PIN#	x18	x32	x36		
1	NC	NC	DQPc		
2	NC	DQc	DQc		
3	NC	DQc	DQc		
4		$V_{DD}Q$			
5		Vss			
6	NC	DQc	DQc		
7	NC	DQc	DQc		
8	DQb	DQc	DQc		
9	DQb	DQc	DQc		
10		Vss			
11		$V_{DD}Q$			
12	DQb	DQc	DQc		
13	DQb	DQc	DQc		
14		V _{SS} 1			
15		V_{DD}			
16		V_{DD}^2			
17		Vss			
18	DQb	DQd	DQd		
19	DQb	DQd	DQd		
20	VDDQ				
21	Vss				
22	DQb	DQd	DQd		
23	DQb	DQd	DQd		
24	DQb	DQd	DQd		
25	NC	DQd	DQd		

PIN#	x18	x32	х36				
26		Vss					
27		VDDQ					
28	NC	DQd	DQd				
29	NC	DQd	DQd				
30	NC	NC	DQPd				
31	MC	DE (LB	O#)				
32		SA					
33		SA					
34		SA					
35		SA					
36		SA1					
37		SA0					
38		DNU					
39	DNU						
40		Vss					
41		V _{DD}					
42		DNU					
43		DNU					
44		SA					
45	SA						
46	SA						
47	SA						
48	SA						
49	SA						
50		SA					

PIN#	x18	x32	x36			
51	NC	NC	DQPa			
52	NC	DQa	DQa			
53	NC	DQa	DQa			
54		VddQ				
55		Vss				
56	NC	DQa	DQa			
57	NC	DQa	DQa			
58		DQa				
59		DQa				
60		Vss				
61		$V_{DD}Q$				
62		DQa				
63		DQa				
64		ZZ				
65	V _{DD}					
66	Vss					
67		Vss				
68	DQa	DQb	DQb			
69	DQa	DQb	DQb			
70	VDDQ					
71	Vss					
72	DQa	DQb	DQb			
73	DQa	DQb	DQb			
74	DQa	DQb	DQb			
75	NC	DQb	DQb			

PIN#	x18	x32	x36			
76		Vss				
77		VddQ				
78	NC	DQb	DQb			
79	NC	DQb	DQb			
80	SA	NC	DQPb			
81		SA				
82		SA				
83		SA				
84		NF ³				
85	A	ADV/LD	#			
86	(DE# (G#)			
87		CKE#				
88		R/W#				
89		CLK				
90		Vss				
91		V_{DD}				
92		CE2#				
93		BWa#				
94		BWb#				
95	NC BWc# BWc#					
96	NC BWd# BWd#					
97	CE2					
98	CE#					
99	SA					
100		SA				


NOTE: 1. Pins 14 and 66 do not have to be connected directly to Vss if the input voltage is - Vıl.

2. Pins 16 does not have to be connected directly to VDD if the input voltage is ≥ VIH.

3. Pin 84 is reserved for address expansion to 16Mb device.



PIN ASSIGNMENT (TOP VIEW) 100-PIN TQFP



NOTE: 1. Pins 14 and 66 do not have to be connected directly to Vss if the input voltage is - VIL.

- 2. Pins 16 does not have to be connected directly to VDD if the input voltage is ≥ VIH.
- 3. Pin 84 is reserved for address expansion to 16Mb device.
- 4. NC for x32 version, DQPx for x36 version.



TOFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-50, 80-83, 99, 100	37 36 32-35, 44-50, 81-83, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pin 84 is reserved as an address bit for the higher-density 16Mb ZBT SRAM. SAO and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.



TQFP PIN DESCRIPTIONS (CONTINUED)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
(a) 58, 59, 62, 63, 68, 69, 72-74 (b) 8, 9, 12, 13, 18, 19, 22-24	(a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79 (c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup and hold times around the rising edge CLK.
n/a	51 80 1 30	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	I/O	No Connect/Data Bits: On the x32 version, these pins are no connect (NC) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs.
15, 16, 41, 65, 91	15, 16, 41, 65, 91	V _{DD}	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	V _{DD} Q	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 14, 17, 21, 26, 40, 55, 60, 66, 67, 71, 76, 90	5, 10, 14, 17, 21, 26, 40, 55, 60, 66, 67, 71, 76, 90	Vss	Supply	Ground: GND.
1-3, 6, 7, 25, 28-30, 51-53, 56, 57, 75, 78, 79, 95, 96	n/a	NC	-	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
38, 39, 42, 43	38, 39, 42, 43	DNU	-	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.
84	84	NF	-	No Function: This pin is internally connected to the die and will have the capacitance of an input pin. It is allowable to leave this pin unconnected or driven by signals. Pin 84 is reserved as an address pin for the 16Mb ZBT SRAM.



PIN LAYOUT (TOP VIEW) 165-PIN FBGA



^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version. **NOTE:** Pins 11R, 11P, and 6N are reserved for address expansion; 4Mb, 8Mb, and 16Mb respectively.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 9A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11A, 11R	6R 6P 2A, 9A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11R	SAO SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb. For the x32 and x36 versions, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb; BWc# controls DQc's and DQPc; BWd# controls DQd's and DQPd. Parity is only available on the x18 and x36 versions.
7A	7A	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propogate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet the setup and hold times around the rising edge of CLK.
7B	7В	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITES. READ cycles may not be converted into WRITES (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations to meet the setup and hold times around the rising edge of CLK. Full bus-width WRITES occur if all byte write enables are LOW.
6B	6B	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
8B	8B	OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
A8	8A	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV# effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
1R	1R	MODE (LB0#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) 10J, 10K, 10L, 10M, 11D, 11E, 11F, 11G (b) 1J, 1K, 1L, 1M, 2D, 2E, 2F, 2G		DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated DQas; Byte "b" is associated with DQbs. For the x32 and x36 versions, Byte "a" is associated with DQas; Byte "b" is associated with DQbs; Byte "c" is associated with DQcs; Byte "d" is associated with DQds. Input data must meet setup and hold times around the rising edge of CLK.
11C 1N - -	11N 11C 1C 1N	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	VdD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K, 7L,	1H, 4C, 4N, 5C, 5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K, 7L,	Vss	Supply	Ground: GND.
	5P, 5R, 7P, 7R		-	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1A, 1B, 1C, 1D, 1E, 1F, 1G, 1P, 2C, 2J, 2K, 2L, 2M, 2N, 2P, 2R, 3H, 4B, 9B, 5A, 5N, 6N, 9H, 10C, 10D, 10E, 10F, 10G, 10H, 10N, 11B, 11J, 11K, 11L, 11M, 11N, 11P	6N, 9B, 9H,	NC	-	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.



INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTER	RNAL) SECOND ADDRESS	(INTERNAL) THIRD ADDRESS (IN	ITERNAL) FOURTH ADDRESS (INTERNAL)
XX00	XX0 ⁻	1 XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX1 ²	1 XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	Н	Х	X
WRITE Byte "a"	L	L	Н
WRITE Byte "b"	L	Н	Г
WRITE All Bytes	L	L	Г
WRITE ABORT/NOP	L	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.


PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)

FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	Н	Х	Х	Х	X
WRITE Byte "a"	L	L	Н	Н	Н
WRITE Byte "b"	L	Н	L	Н	Н
WRITE Byte "c"	L	Н	Н	L	Н
WRITE Byte "d"	L	Н	Н	Н	L
WRITE All Bytes	L	L	L	L	L
WRITE ABORT/NOP	Ĺ	Н	Н	Н	Н

NOTE: Using R/W# and byte write(s), any one or more bytes may be written.



STATE DIAGRAM FOR ZBT SRAM



KEY:

COMMAND	OPERATION
DS	DESELECT
READ	New READ
WRITE	New WRITE
BURST	BURST READ,
	BURST WRITE or
	CONTINUE DESELECT

NOTE: 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock (CLK).



TRUTH TABLE

(Notes 5-10)

OPERATION	ADDRESS USED	CF#	CE2#	CF2	ZZ	ADV/ LD#	R/W#	BWx	OE#	CKE#	CLK	DQ	NOTES
DESELECT Cycle	None	Н	X	X	L	L	X	Х	X	L	L-H	High-Z	
DESELECT Cycle	None	Χ	Н	Χ	L	L	Х	Χ	Χ	L	L-H	High-Z	
DESELECT Cycle	None	Χ	Х	L	L	L	Χ	Χ	Χ	L	L-H	High-Z	
CONTINUE DESELECT Cycle	None	Χ	Х	Χ	L	Н	Χ	Χ	Χ	L	L-H	High-Z	1
READ Cycle (Begin Burst)	External	L	L	Н	L	L	Н	Χ	L	L	L-H	Q	
READ Cycle (Continue Burst)	Next	Χ	Х	Χ	L	Н	Х	Х	L	L	L-H	Q	1, 11
NOP/DUMMYREAD (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	L	L-H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L-H	High-Z	1, 2, 11
WRITE Cycle (Begin Burst)	External	L	L	Н	L	L	L	L	Х	L	L-H	D	3
WRITE Cycle (Continue Burst)	Next	Χ	Х	Х	L	Н	Х	L	Х	L	L-H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	L	Н	L	L	L	Н	Х	L	L-H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Χ	Х	Χ	L	Н	Х	Н	Х	L	L-H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L-H	-	4
SNOOZE MODE	None	Χ	Х	Χ	Τ	Х	Х	Χ	Χ	Х	Χ	High-Z	

- NOTE: 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle is executed first.
 - 2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.
 - 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. OE# may be used when the bus turn-on and turn-off times do not meet an application's requirements.
 - 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
 - 5. X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
 - 6. BWa# enables WRITEs to Byte "a" (DQa pins); BWb# enables WRITEs to Byte "b" (DQb pins); BWc# enables WRITEs to Byte "c" (DQc pins); BWd# enables WRITEs to Byte "d" (DQd pins).
 - 7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 - 8. Wait states are inserted by setting CKE# HIGH.
 - 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
 - 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST cycle.
 - 11. The address counter is incremented for all CONTINUE BURST cycles.



8Mb: 512K x 18, 256K x 32/36 FLOW-THROUGH ZBT SRAM

ABSOLUTE MAXIMUM RATINGS*

	.,
Voltage on VDD Supply	
Relative to Vss	0.5V to +4.6V
Voltage on VDDQ Supply	
Relative to Vss	0.5V to VDD
VIN	\dots -0.5V to VDDQ + 0.5V
Storage Temperature (TQFP).	55°C to +150°C
Storage Temperature (FBGA)	55°C to +125°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le +70^{\circ}C; V_{DD}, V_{DD}Q = +3.3V \pm 0.165V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	V _{DD} + 0.3	V	1, 2
Input High (Logic 1) Voltage	DQ pins	VIH	2.0	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}$	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1, 4
Output Low Voltage	lol = 8.0mA	Vol		0.4	V	1, 4
Supply Voltage		VDD	3.135	3.465	V	1
Isolated Output Buffer Supply		VDDQ	3.135	VDD	V	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH \leq +4.6V for t \leq ^tKHKH/2 for I \leq 20mA Undershoot: VIL \geq -0.7V for t \leq ^tKHKH/2 for I \leq 20mA

Power-up: Vih \leq +3.465V and VdD \leq +3.135V for t \leq 200ms

- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu A$.
- 4. The load used for Voн, Vol testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VdDQ should never exceed VdD. VdD and VdDQ can be externally wired together to the same power supply.



2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +2.5V +0.4V/-0.125V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıhQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	ViH	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled,	ILo	-1.0	1.0	μΑ	
	$0V \le V_{IN} \le V_{DD}Q$ (DQx)					
Output High Voltage	Iон = -2.0mA	Vон	1.7	_	V	1
	Iон = -1.0mA	Vон	2.0	_	V	1
Output Low Voltage	lol = 2.0mA	Vol	-	0.7	V	1
	IoL = 1.0mA	Vol	-	0.4	V	1
Supply Voltage	·	V DD	3.135	3.465	٧	1
Isolated Output Buffer Supply		VDDQ	2.375	2.9	V	1

TOFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = +25^{\circ}C; f = 1 \text{ MHz}$	Сі	3	4	pF	4
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Со	4	5	pF	4
Address Capacitance		Са	3	3.5	pF	4
Clock Capacitance		Сск	3	3.5	pF	4

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Address/Control Input Capacitance		Cı	2.5	3.5	рF	4
Output Capacitance (Q)	$T_A = 25^{\circ}C; f = 1 \text{ MHz}$	Со	4	5	pF	4
Clock Capacitance		Сск	2.5	3.5	рF	4

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH \leq +4.6V for t \leq ^tKHKH/2 for I \leq 20mA Undershoot: VIL \geq -0.7V for t \leq ^tKHKH/2 for I \leq 20mA Power-up: VIH \leq +3.465V and VDD \leq +3.135V for t \leq 200ms

- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu A$.
- 4. This parameter is sampled.
- 5. Preliminary package data



IDD OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1) (0°C \leq T_A \leq +70°C; V_{DD} = +3.3V \pm 0.165V unless otherwise noted)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10	-11	-12	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs \leq V _{IL} or \geq V _{IH} ; Cycle time \geq ^t KC (MIN); V _{DD} = MAX; Outputs open	ldd	165	300	275	250	mA	2, 3, 4
Power Supply Current: Idle	Device selected; $VDD = MAX$; $CKE\# \ge VIH$; All inputs $\le Vss + 0.2$ or $\ge VDD - 0.2$; $Cycle time \ge {}^{\dagger}KC$ (MIN)	l _{DD1}	10	28	22	20	mA	2, 3, 4
CMOS Standby	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDD - 0.2; All inputs static; CLK frequency = 0	IsB2	0.5	10	10	10	mA	3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VL or ≥ VH; All inputs static; CLK frequency = 0	Isb3	6	25	25	25	mA	3, 4
Clock Running	Device deselected; $VDD = MAX$; $ADV/LD\# \ge VIH$; AII inputs $\le VSS + 0.2$ or $\ge VDD - 0.2$; $Cycle time \ge {}^tKC (MIN)$	ISB4	37	65	65	60	mA	3, 4
SnoozeMode	ZZ≥VIH	Isb2z	0.5	10	10	10	mA	4

TOFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	5
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θ_{JC}	8	°C/W	5

NOTE: 1. $VDDQ = +3.3V \pm 0.165V$ for 3.3V I/O configuration; VDDQ = +2.5V +0.4V/-0.125V for 2.5V I/O configuration.

- 2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.
- 3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).
- 4. Typical values are measured at +3.3V, +25°C and 12ns cycle time.
- 5. This parameter is sampled.



FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1, 11
Junction to Case (Top)	impedance, per EIA/JESD51.	θ_{JC}	9	°C/W	1, 11
Junction to Pins (Bottom)		θ_{JB}	17	°C/W	1, 11

AC ELECTRICAL CHARACTERISTICS

(Notes 2, 3, 4) (0°C \leq T_A \leq +70°C; V_{DD} = +3.3V ±0.165V unless otherwise noted)

		-10		-11		-12			
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock	•		•		•	•	•	•	
Clock cycle time	tKHKH	10		11		12		ns	
Clock frequency	fKF		100		90		83	MHz	
Clock HIGH time	^t KHKL	2.5		3.0		3.0		ns	5
Clock LOW time	tKLKH	2.5		3.0		3.0		ns	5
Output Times			•						
Clock to output valid	tKHQV		7.5		8.5		9.0	ns	
Clock to output invalid	tKHQX	3.0		3.0		3.0		ns	6
Clock to output in Low-Z	tKHQX1	3.0		3.0		3.0		ns	6, 7, 8, 9
Clock to output in High-Z	tKHQZ		5.0		5.0		5.0	ns	6, 7, 8, 9
OE# to output valid	^t GLQV		5.0		5.0		5.0	ns	2
OE# to output in Low-Z	^t GLQX	0		0		0		ns	6, 7, 8, 9
OE# to output in High-Z	^t GHQZ		5.0		5.0		5.0	ns	6, 7, 8, 9
Setup Times			•						
Address	^t AVKH	2.0		2.2		2.5		ns	10
Clock enable (CKE#)	^t EVKH	2.0		2.2		2.5		ns	10
Control signals	tCVKH	2.0		2.2		2.5		ns	10
Data-in	^t DVKH	2.0		2.2		2.5		ns	10
Hold Times			•						
Address	tKHAX	0.5		0.5		0.5		ns	10
Clock enable (CKE#)	tKHEX	0.5		0.5		0.5		ns	10
Control signals	tKHCX	0.5		0.5		0.5		ns	10
Data-in	tKHDX	0.5		0.5		0.5		ns	10

- **NOTE:** 1. This parameter is sampled.
 - 2. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for
 - 3. Test conditions as specified with output loading as shown in Figure 1 for 3.3V I/O (VDDQ = +3.3V ±0.165V) and Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V).
 - 4. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.
 - 5. Measured as HIGH above VIH and LOW below VIL.
 - 6. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion on these parameters.
 - 7. This parameter is sampled.
 - 8. This parameter is measured with output loading as shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
 - 9. Transition is measured ±200mV from steady state voltage.
 - 10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.
 - 11. Preliminary package data.



3.3V I/O AC TEST CONDITIONS

Input pulse levelsVss to 3.3\	/
Input rise and fall times1n	S
Input timing reference levels 1.5\	/
Output reference levels 1.5\	/
Output load See Figures 1 and 2	2

2.5V I/O AC TEST CONDITIONS

Input pulse levelsVss to 2.5V
Input rise and fall times 1ns
Input timing reference levels 1.25V
Output reference levels 1.25V
Output load See Figures 3 and 4

3.3V I/O Output Load Equivalents




Figure 1




Figure 2

2.5V I/O Output Load Equivalents




Figure 3




Figure 4

LOAD DERATING CURVES

The Micron 512K x 18, 256K x 32, and 256K x 36 ZBT SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.



SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to Isb2z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.

The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When


the ZZ pin becomes a logic HIGH, ISB2Z is guaranteed after the time ^tZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during ^tRZZ, only a DESELECT or READ cycle should be given.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \ge V$ IH	ISB2Z		10	mA	
ZZ active to input ignored		^t ZZ	0	^t KHKH	ns	1
ZZ inactive to input sampled		^t RZZ	0	^t KHKH	ns	1
ZZ active to snooze current		^t ZZI		^t KHKH	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1


NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM





READ/WRITE TIMING



READ/WRITE TIMING PARAMETERS

	-1	0	-11		-12		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKHKH	10		11		12		ns
fKF		100		90		83	MHz
tKHKL	2.5		3.0		3.0		ns
tKLKH	2.5		3.0		3.0		ns
tKHQV		7.5		8.5		9.0	ns
tKHQX	3.0		3.0		3.0		ns
tKHQX1	3.0		3.0		3.0		ns
tKHQZ		5.0		5.0		5.0	ns
tGLQV		5.0		5.0		5.0	ns
^t GLQX	0		0		0		ns


	-1	10	-11		-12		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t GHQZ		5.0		5.0		5.0	ns
^t AVKH	2.0		2.2		2.5		ns
^t EVKH	2.0		2.2		2.5		ns
^t CVKH	2.0		2.2		2.5		ns
^t DVKH	2.0		2.2		2.5		ns
tKHAX	0.5		0.5		0.5		ns
tKHEX	0.5		0.5		0.5		ns
tKHCX	0.5		0.5		0.5		ns
tKHDX	0.5		0.5		0.5		ns

NOTE: 1. For this waveform, ZZ is tied LOW.

- 2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
- 3. CE# represents three signals. When CE#=0, it represents CE#=0, CE2#=0, CE2#=1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



NOP, STALL, AND DESELECT CYCLES



NOP, STALL, AND DESELECT TIMING PARAMETERS


	-10		10 -11		-1		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKHQX	3.0		3.0		3.0		ns
tKHQZ		5.0		5.0		5.0	ns

NOTE: 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



100-PIN PLASTIC TQFP (JEDEC LQFP)





NOTE: 1. All dimensions in millimeters.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



165-PIN FBGA





NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.







REVISION HISTORY

Added FBGA Part Marking Guide, Rev 7/00	7/21/00
Added 165-pin FBGA Package	6/13/00