inc



4,194,304 bit CMOS High Speed Static RAM

Features

Fast Access times of 70/85/100/120 ns.

Plastic Pin grid array gives 2:1 improvement over DIL.

User Configurable as 8 / 16 / 32 bit wide.

Operating Power 90 / 180 / 300 mW (typ).

Low Power Standby 40 µW (typ) -L version.


On board decoupling capacitors.

Directly TTL compatible inputs and outputs.

Completly Static Operation.

Battery Back-up capability.

Block Diagram




PUMA 3S4000

PUMA 3S4000-70/85/10/12

Issue 2.0 : April 1992

ADVANCE PRODUCT INFORMATION



No Connect


Power (+5V)

Ground

NC

V_{cc}

GND



Powered by ICminer.com Electronic-Library Service CopyRight 2003

Absolute Maximum Ratings (1) Voltage on any pin relative to V_ (2) V_{T} -0.5V to +7 V 3 W **Power Dissipation** -65 to +150 °C

Notes (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the conditions above for extended periods may affect device reliability.

T_{stg}

(2) Pulse width: - 3.5V for less than 20ns.

Storage Temperature

Recommended Operat	ing Co	nditions			
		min	typ	max	Units
Supply Voltage	V _∞	4.5	5.0	5.5	V
Input High Voltage	V _H	2.2	-	V _{cc} +0.3	V
Input Low Voltage	V.	-0.3	-	8.0	V Note: V can be -3.0V pulse of less than 30ns.
Operating Temperature	T,	0	-	70	c
, , ,	TA	-40	-	85	°C (suffix I)

DC Electrical Characteristi	cs (V _{cc} =5	V±109	%,T _A =-40°C to +85°C)				
Parameter	S	ymbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
Input Leakage Current		I _{LH}	V _{IN} = 0V to V _{CC}	-8	-	8	μΑ
Output Leakage Current	8 bit	الم	$\overline{\text{CS}}^{(2)} = V_{\text{H}} \text{ or OE} = V_{\text{H}}, V_{\text{IO}} = 0V \text{ to } V_{\text{CC}}$	-8	-	8	μΑ
Operating Supply Current	32 bit	loca	$\overline{CS}^{(2)} = V_{E}$, $i_{EO} = 0$ mA, $V_{E} \ge V_{EN} \ge V_{H}$	•	60	120	mA
16		I _{CC16}	As above	-	32	6 6	mΑ
	8 bit	loca	As above	•	18	39	mΑ
Average Supply Current	32 bit	l _{ccs2}	$\overline{CS}^{(2)} = V_{R}$, Minimum cycle, $I_{100} = 0$ mA	-	180	280	mΑ
	16 bit	I _{CC16}	As above	-	92	146	mA
	8 bit	Iccs	As above	-	48	79	mΑ
Standby Supply Current TI	ΓL levels	l _{se}	CS ^Ø = V _M	•	4	12	mA
• • • •	S levels	 _{S81}	$\overline{\text{CS}}^{(2)} \ge V_{\infty}^{-0.2} -0.2 \text{V}, 0.2 \text{V} \ge V_{\text{N}} \ge V_{\infty}^{-0.2} \text{V}$	-	80.0	8	mA
-L part CMC	S levels	I _{SB2}	As above	-	8	400	μΑ
Output Voltage Low		Val	l _{oc} =2.1mA	-	-	0.4	٧
Output Voltage High		V _{OH}	l _{oH} =-1.0mA	2.4	-	-	٧

Notes: (1) Typical values are at V_{cc} =5.0V, T_{A} =25°C and specified loading.

(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Parameter		Symbol	Test Condition	typ	max	Unit	
Input Capacitance	Address, OE	C _{IN1}	V _N =0V	•	32	pF	Note: This parameter
	Other inputs	C _{N2}	V _N =0V	-	8	pF	is calculated and not
I/O Capacitance:	8 bit mode	Circ	V ₁₀ =0V	-	40	рF	measured.

AC Test Conditions

*Input pulse levels: 0.0V to 3.0V

^{*}Input rise and fall times: 5 ns

^{*}Input and Output timing reference levels: 1.5V

^{*}Output load: 1 TTL gate + 100pF

^{*}V_m=5V±10%

Operating Modes

This Table shows the inputs required to control the operating modes of the SRAMs on the PUMA 3S4000.

Mode	CS	OE	WE	V _{cc} Current	VO Pin	Reference Cycle
Not Selected	1	Х	Х	_{S8} , _{S81}	High Z	-
Read	0	0	1	I _{cc}	D _{out}	Read Cycle
Write	0	1	0	l _∞	D _{IN}	Write Cycle No.1
Write	0	0	0	l _∞	D _{IN}	Write Cycle No.2

$$1 = V_{tH}$$

$$0 = V_{tL}$$

$$X = V_{tI} \text{ or } V_{tL}$$


Note: CS is accessed through CS1-4, and WE is accessed through WE1-4. For correct operation, CS1-4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. WE1-4 must also be operated in the same manner.

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

		70		<i>85</i>		10		12			
Parameter	Symbol	mbol min	max	min	max	min	max	min	max	Units	
Read Cycle Time	t _{RC}	70	-	85	-	100	-	120	-	ns	
Address Access Time	t	-	70	-	85	-	100	-	120	ns	
Chip Select Access Time	t _{co}	-	70	-	85	-	100	-	120	ns	
Output Enable to Output Valid	t _{o∈}	-	35	-	45	-	50	-	60	ns	
Output Hold from Address Change	t _{oH}	10	-	10	-	10	-	10	-	ns	
Chip Selection to Output in Low Z ⁽³⁾	t _{ız}	10	-	10	-	10	-	10	-	ns	
Output Enable to Output in Low Z(3)	toz	5	-	5	-	5	-	5	-	ns	
Chip Deselection to Output in High 2		0	25	0	30	0	35	0	45	ns	
Output Disable to Output in High Z ⁽³⁾		0	25	0	30	0	35	0	45	ns	

Read Cycle Timing Waveform (1,2)




Notes (1) WE is High for Read Cycle.


- (2) Address valid prior to or coincident with CS transition Low.
- (3) t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

		70		85		10		12			
Parameter	Symbol	min	тах	min	max	min	max	min	max	Units	
Write Cycle Time	t _{wc}	70	-	85	-	100	-	120	-	ns	
Chip Selection to End of Write	t _{cw}	60	-	75	-	90	-	100	-	ns	
Address Valid to End of Write	t	60	-	75	-	90	-	100	-	ns	
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns	
Write Pulse Width	t _{wp}	55	-	6 5	-	75	-	85	-	ns	
Write Recovery Time	t _{wa}	5	-	5	-	5	-	5	-	ns	
Write to Output in High Z ⁽⁹⁾	t _{witz}	0	25	0	30	0	35	0	40	ns	
Data to Write Time Overlap	t _{ow}	30	-	35	-	40	-	45	-	ns	
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns	
Output Active from End of Write	t _{ow}	5	-	5	-	5	-	5	-	ns	

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform



AC Characteristics Notes

- (1) A write occurs during the overlap (two) of a low CS and a low WE.
- (2) two is measured from the earlier of CS or WE going high to the end of write cycle.
- (3) During this period, VO pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V,)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{waz} is defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levals. This parameters is sampled and not 100% tested.


Low V_{ee} Data Retention Characteristics - L Version Only (T_A=-40°C to +85°C)

Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽²⁾	max	Unit
V _∞ for Data Retention	V _{DR}	<u>CS</u> ≥V _{cc} -0.2V	2.0	_	-	v
Data Retention Current	Iccor	V _{cc} =3.0V, CS ≥2.8V, 0.2V≥V _w ≥2.8V	-	4	200	μΑ
CS high to Data Retention Time		See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	t _{RC*} (1)	-	-	ns
Operation recovery rank	ЧR	Odd Hotolikoli Wavololili	'RC			


Notes: (1) t_{nc}=Read Cycle Time.

(2) Typical figures are measured at 25°C.

Low Vcc Data Retention Timing Waveform



Ordering Information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.





7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058

029477 1/2 5