



PUMA 2S1000 - 020/025/35/45

Elm Road, West Chirton, North Shields, Tyne and Wear, NE29 8SE England, Tel. +44 (0191) 2930500 Fax. +44 (0191) 2590997

Issue 4.4 : April 2001

Description


The PUMA 2S1000 is a 1Mbit high speed static RAM organised as 32K x 32 in a 66 pin ceramic PGA package. Access times of 20ns, 25ns, 35ns or 45ns are available. The device has a user configurable output width by 8 ,16 or 32 bits, and features a low power standby mode with 3.0V battery back-up capability. The package includes on board decoupling capacitors and is suitable for thermal ladder operations.

It may be screened in accordance with MIL-STD-883.

1,048,576 bit CMOS High Speed Static RAM

Features

- Very Fast Access times of 20/25/35/45 ns.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 1.6 W (max) 8 bit
- Low Power Standby 44 mW (max) L Version
- Upgradeable Package.
- Package Suitable for Thermal Ladder Applications.
- On board decoupling capacitors.
- Low voltage data retention.
- May be screened in accordance with MIL-STD-883.



Pin Definition

① B8 2 B9 3 D10 4 A13 5 A14 6 NC 7 NC	(2) E2 (3) CS (4) GND (5) D1 (6) A1 (7) A1 (8) A1 (8	33 55 34 45 513 36 512 10 10 10 10 10 10 10 10 10 10 10 10 10	VIEW FROM ABOVE	34 D24 S5 D25 G6 D26 A6 S8 A7 S9 NG A8 (4)	45 CC (G)	56 D31 D30 D39 D29 D28 D28 D29 D28 D40 D41 WWW A20
4 A13	15	26		37 A6	48 D27	59 D28
A14	A10	<u>27</u> OE				
	A11	28 NC 29		NC 40	A4 61)	A1
					A5 (52)	
NC 9	VCC 20	D7 31)		A9 42	WE3 53	D23 64
D0 10	21 21	D6 32		D16 43	CS3 (54)	D22 65
11 D2	NC 22 D3	D5 33 D4		D17 44 D18	GND (55) D19	D21 66 D20

Pin Functions

A0~A14 Address Inputs
CS1~4 Chip Select
WE1~4 Write Enable
V_{cc} Power (+5V)

D0~D31 Data Inputs/Outputs

OE Output Enable

NC No Connect

GND Ground

ISSUE 4.4: April 2001 PUMA 2S1000 - 25/35/45

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)			
Voltage on any pin relative to V _{SS} (2)	V_{T}	-0.5V to +7.0	V
Power Dissipation	P_{\scriptscriptstyleT}	4	W
Storage Temperature	T_{STG}	-65 to +150	$^{\circ}$ C

Notes: (1)Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions										
Parameter	Symbol	min	<i>typ</i> ⁽¹⁾	max	Unit					
Supply Voltage	V _{cc}	4.5	5.0	5.5	V					
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	V _{cc} +0.5	V					
Input Low Voltage	$V_{_{\rm IL}}$	-0.5	-	0.8	V					
Operating Temperature	T_{A}	0	-	70	°C					
	T_Al	-40	-	85	°C	(I suffixI)				
	T_{AM}	-55	-	125	°C	(M, MB suffix)				

DC Electrical Characteristics (V_{CC} =5 V ±10%, T_A =-55°C to +125°C)										
Parameter Sym		ymbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit			
I/P Leakage Current		l _{Ll1}	V_{IN} =0V to V_{CC}	-8	-	8	μΑ			
Output Leakage Current	8 bit	I_{LO}	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{ V to } V_{\text{CC}}, \overline{\text{WE}}^{(2)} = V_{\text{II}}$	-8	-	8	μΑ			
Average Supply Current	32 bit	I _{CC32}	$\overline{\text{CS}}^{(2)} = V_{_{\text{IL}}}$, Min. cycle, $I_{_{\text{I/O}}} = 0$ mA, 100% Duty.	-	-	660	mΑ			
	16 bit	I _{CC16}	As above	-	-	410	mΑ			
	8 bit	I _{CC8}	As above	-	-	285	mΑ			
Standby Supply Current	TTL	I_{SB}	$\overline{CS}^{(2)} = V_{IH}$, Min Cycle.	-	-	160	mΑ			
-L	Version	I _{SB2}	$\overline{\text{CS}}^{(2)} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, 0.2 \text{V} \ge \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	-	-	8	mΑ			
Output Voltage Low		V_{OL}	I _{oL} =8.0mA	-	-	0.4	V			
Output Voltage High		V_{OH}	I _{OH} =-4.0mA	2.4	-	-	V			

Notes: $\overline{\text{CS}}$ and $\overline{\text{WE}}$ above are accessed through $\overline{\text{CS1-4}}$ and $\overline{\text{WE1-4}}$ respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance $(V_{CC}=5V\pm10\%,T_A=25^{\circ}C)$										
Parameter	Symbol	Test Condition	typ	max	Unit					
Input Capacitance	C_{IN}	V _{IN} =0V	-	38	pF					
I/O Capacitance:	$C_{_{I/O}}$	V _{I/O} =0V	-	18	pF					

Note: This parameter is calculated and not measured.

PUMA 2S1000 - 25/35/45 ISSUE 4.4: April 2001

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S1000.

Mode	cs	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х		High Z	Power Down
OutputDisable	0	1	1	I _{cc}	High Z	
Read	0	0	1	I _{cc}	D _{OUT}	Read Cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$


Note: $\overline{\text{CS}}$ is accessed through $\overline{\text{CS1-4}}$, and $\overline{\text{WE}}$ is accessed through $\overline{\text{WE1-4}}$. For correct operation, $\overline{\text{CS1-4}}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. $\overline{\text{WE1-4}}$ must also be operated in the same manner.

Low V_{cc} Data Retention Characteristics - L Version Only ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to +125°C)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
V _{cc} for Data Retention	$V_{_{\mathrm{DR}}}$	CS ≥V _{cc} -0.2V, V _{IN} ≥0V	2.0	-	5.5	V		
Data Retention Current	I _{CCDR1}	$V_{CC} = 2.0V, \overline{CS} \ge V_{CC} - 0.2V, V_{IN} \ge 0V$	-	-	8	mA		
-L Versior	ı I _{CCDR2}	As above	-	-	1.2	mA		
Chip Deselect to Data Retention Time	$t_{_{\mathrm{CDR}}}$	See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t_R	See Retention Waveform	$\boldsymbol{t}_{\text{RC}}$	-	-	ns		

Note: $\overline{\text{CS}}$ above is accessed through $\overline{\text{CS1}}\text{--}4$.

AC Test Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 3ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * V_{cc}=5V±10%



Output Load

ISSUE 4.4: April 2001 PUMA 2S1000-25/35/45

AC OPERATING CONDITIONS


Read Cycle										
		2	20	2	?5		35		45	
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	20	-	25	-	35	-	45	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	-	45	ns
Chip Select Access Time	t _{ACS}	-	20	-	25	-	35	-	45	ns
Output Enable to Output Valid	t_{OE}	-	9	-	12	-	15	-	20	ns
Output Hold from Address Change	t_OH	3	-	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	3	-	6	-	6	-	6	-	ns
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	(3) t _{CHZ}	0	8	0	12	0	15	0	20	ns
Output Disable to Output in High $Z^{(3)}$	\mathbf{t}_{OHZ}	0	8	0	12	0	15	0	20	ns

Write Cycle										
		2	20	2	25	;	35	4	15	
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	t_{wc}	20	-	25	-	35	-	45	-	ns
Chip Selection to End of Write	t_{cw}	13	-	20	-	30	-	40	-	ns
Address Valid to End of Write	\mathbf{t}_{AW}	13	-	20	-	30	-	40	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	13	-	15	-	20	-	25	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	0	-	ns
Write to Output in High Z	t_{WHZ}	0	8	0	15	0	18	0	20	ns
Data to Write Time Overlap	t_{\scriptscriptstyleDW}	10	-	20	-	20	-	20	-	ns
Data Hold from Write Time	$t_{_{DH}}$	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t_{ow}	0	-	5	-	5	-	5	-	ns


Consult factory

PUMA 2S1000-25/35/45 ISSUE 4.4: April 2001

Read Cycle 1 Timing Waveform (1)



Read Cycle 2 Timing Waveform (1) (2) (4)




Notes: (1) $\overline{\text{WE1}} \sim 4$ is High for Read Cycle.


- (2) Device is continuously selected, $\overline{CS1} \sim 4 = V_{\parallel}$.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (4) $\overline{OE} = V_{\parallel}$.

ISSUE 4.4: April 2001 PUMA 2S1000 - 25/35/45


Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



Data Retention Waveform



AC Write Characteristics Notes

- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. $(\overline{OE}=V_{\parallel})$
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

 $\overline{\text{CS}}$ and $\overline{\text{WE}}$ above refer to $\overline{\text{CS1-4}}$ and $\overline{\text{WE1-4}}$ respectively.

ISSUE 4.4: April 2001 PUMA 2S1000 - 25/35/45

PACKAGE DETAILS

66 Pin Ceramic PGA

27.55 (1.085) square 4.83 (0.190) 4.32 (0.170) 15.24 (0.60) typ 2.54 (0.100) typ. 27.05 (1.065) square (d d d \bigcirc \bigcirc \bigcirc 000 0.51 (0.020) 0.38 (0.015) 000 000 \bigcirc 1.40 (0.055) 2.54 (0.100) typ. \bigcirc \bigcirc 1.14 (0.045) **6 6 0** 1.27 (0.050) 0.64 (0.025) 1.52 (0.060) 8.13 (0.320) max 1.02 (0.040)

Dimensions in mm (inches)

SCREENING


Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with Mil-883 method 5004.

MB MODULE SCREENING FLOW								
SCREEN	TEST METHOD	LEVEL						
Visual and Mechanical								
External visual	2017 Condition B or manufacturers equivalent	100%						
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%						
Burn-In								
Pre-Burn-in electrical	Per applicable Device Specifications at T _A =+25°C	100%						
Burn-in	T _A =+125°C,160hrs minimum.	100%						
Final Electrical Tests	Per applicable Device Specification							
Static (DC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Functional	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Switching (AC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Percent Defective allowable (PDA)	Calculated at Post Burn-in at T _A =+25°C	10%						
Quality Conformance	Per applicable Device Specification	Sample						
External Visual	2009 Per vendor or customer specification	100%						

PUMA2S1000-25/35/45 ISSUE 4.4: April 2001

ORDERING INFORMATION



Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.