

HD49338NP/HNP

CDS/PGA & 12-bit A/D Converter

REJ03F0113-0100Z Rev.1.0 Apr 20, 2004

Description

The HD49338NP/HNP is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 12-bit A/D converter in a single chip.

Functions

- Correlated double sampling
- PGA
- Offset compensation
- Serial interface control
- 12-bit ADC
- Operates using only the 3 V voltage
- Corresponds to switching mode of power dissipation and operating frequency Power dissipation: 150 mW (Typ), maximum frequency: 36 MHz Power dissipation: 100 mW (Typ), maximum frequency: 25 MHz
- ADC direct input mode
- Y-IN direct input mode
- QFP 48-pin package

Features

- Suppresses low-frequency noise output from CCD by the S/H type correlated double sampling.
- The S/H response frequency characteristics for the reference level can be adjusted using values of external parts and registers.
- High sensitivity is achieved due to the high S/N ratio and a wide coverage provided by a PG amplifier.
- Feedback is used to compensate and reduce the DC offsets including the output DC offset due to PGA gain change and the CCD offset in the CDS (correlated double sampling) amplifier input.
- PGA, standby mode, etc., is achieved via a serial interface.
- High precision is provided by a 12-bit-resolution A/D converter.



Pin Arrangement



Pin Description

				Analog(A) or
Pin No.	Symbol	Description	1/0	Digital(D)
1	D0	Digital output (LSB)	0	D
2 to 11	D1 to D10	Digital output	0	D
12	D11	Digital output (MSB)	0	D
13		Output buffer power supply (3 V)	—	D
14	DV _{SS}	Digital ground (0 V)	—	D
15	DV _{SS}	Digital ground (0 V)	—	D
16	ADCLK	ADC conversion clock input pin	I	D
17	DV _{DD}	Digital power supply (3 V)	—	D
18	DV _{DD}	Digital power supply (3 V)	—	D
19	PBLK	Preblanking input pin	Ι	D
20	OBP	Optical black pulse input pin	Ι	D
21	SPBLK	Black level sampling clock input pin	I	D
22	SPSIG	Signal level sampling clock input pin	I	D
23	NC	No connection pin	_	_
24	DV _{DD}	Output power supply (3 V)	_	D
25	AV _{SS}	Analog ground (0 V)	_	А
26	AV _{SS}	Analog ground (0 V)	—	А
27	AV _{DD}	Analog power supply (3 V)	_	А
28	BLKSH	Black level S/H pin	_	А
29	BLKFB	Black level FB pin	_	А
30	CDSIN	CDS input pin	I	А
31	BLKC	Black level C pin	—	A
32	BIAS	Internal bias pin	_	A
		Connect a 33 k Ω resistor between BIAS and AV _{SS} .		



Pin Description (cont.)

Pin No.	Symbol	Description	I/O	Analog(A) or Digital(D)
33	AV _{DD}	Analog power supply (3 V)	—	A
34	Y IN	Y input pin	—	А
35	AV _{SS}	Analog ground (0 V)	_	А
36	ADCIN	ADC input pin	_	А
37	VRM	Reference voltage pin 1	_	А
		Connect a 0.1 μF ceramic capacitor between VRM and AV $_{\text{SS}}$		
38	VRT	Reference voltage pin 3	—	А
		Connect a 0.1 μF ceramic capacitor between VRT and AV $_{SS}$		
39	VRB	Reference voltage pin 2	—	A
		Connect a 0.1 μF ceramic capacitor between VRB and AV_{SS}.		
40	DV _{DD}	Digital power supply (3 V)	—	D
41	DV _{SS}	Digital ground (0 V)	—	D
42	OEB *1	Digital output enable pin	—	D
43	DV _{DD}	Digital power supply (3 V)	_	D
44	DV _{DD}	Digital power supply (3 V)	_	D
45	DV _{SS}	Digital ground (0 V)	_	D
46	CS	Serial interface control input pin	I	D
47	SDATA	Serial data input pin	Ι	D
48	SCK	Serial clock input pin	Ι	D

Note: 1. With pull-down resistor.



Input/Output Equivalent Circuit

Pin	Name	Equivalent Circuit
Digital output	D0 to D11	DIN DIN DIN DIS DIS DIS DIS DIS DIS DIS DIS
Digital input	ADCLK, OBP, SPBLK, SPSIG, CS, SCK, SDATA, PBLK, OEB	Digital input $\downarrow \downarrow \downarrow \uparrow \downarrow \uparrow \downarrow \uparrow \downarrow \downarrow \uparrow \downarrow \downarrow \downarrow \uparrow \downarrow \downarrow \downarrow \downarrow \uparrow \downarrow \downarrow$
Analog	CDSIN	CDSIN CD
	ADCIN	ADCIN
	Y IN	Y IN T
	BLKSH, BLKFB	
	VRT, VRM, VRB	
	BIAS	

Block Diagram





Internal Functions

Functional Description

- CDS input
 - CCD low-frequency noise is suppressed by CDS (correlated double sampling).
 - The signal level is clamped at 56 LSB to 304 LSB by resister during the OB period.
 - Gain can be adjusted using 10 bits of register (0.033 dB steps) within the range from –2.36 dB to 31.40 dB. *1
- ADC input
 - The center level of the input signal is clamped at 2048 LSB (Typ).
 - Gain can be adjusted using 10 bits of register (0.00446 times steps) within the range from 0.57 times (-4.86 dB) to 5.14 times (14.22 dB). *¹
- Y-IN input
 - The input signal is clamped at 280 LSB (Typ) by SYNC Tip clamp.
- Automatic offset calibration of PGA and ADC
- DC offset compensation feedback for CCD and CDS
- Pre-blanking
 - CDS input operation is protected by separating it from the large input signal.
 - Digital output is fixed at 32 LSB.
- Digital output enable function

Note: 1. Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

Operating Description

Figure 1 shows CDS/PGA + ADC function block.



Figure 1 HD49338NP/HNP Functional Block Diagram

1. CDS (Correlated Double Sampling) Circuit

The CDS circuit extracts the voltage differential between the black level and a signal including the black level. The black level is directly sampled at C1 by using the SPBLK pulse, buffered by the SHAMP, then provided to the CDSAMP.

The signal level is directly sampled at C2 by using the SPSIG pulse, and provided to CDSAMP (see figure 1). The difference between these two signal levels is extracted by the CDSAMP, which also operates as a programmable gain amplifier at the previous stage. The CDS input is biased with VRT (2 V) during the SPBLK pulse validation period. During the PBLK period, the above sampling and bias operation are paused.

2. PGA Circuit

The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 10 bits of register.

The equation below shows how the gain changes when register value N is from 0 to 1023.

In CDSIN mode: Gain = $(-2.36 \text{ dB} + 0.033 \text{ dB}) \times \text{N}$ (LOG linear).

In ADCIN mode: Gain = $(0.57 \text{ times} + 0.00446 \text{ times}) \times \text{N}$ (linear).

Full-scale digital output is defined as 0 dB (one time) when 1 V is input.



 Automatic Offset Calibration Function and Black-Level Clamp Data Setting The DAC DC voltage added to the output of the PGAMP is adjusted by automatic offset calibration. The data, which cancels the output offset of the PGAMP and the input offset of the ADC, and the clamp data (56 LSB to 304 LSB) set by register are added and input to the DAC.

The automatic offset calibration starts automatically after the RESET mode set by register 1 is cancelled and terminates after 40000 clock cycles (when fclk = 20 MHz, 2 ms).

4. DC Offset Compensation Feedback Function

Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets (including the CCD offset and the CDSAMP offset) are compensated for.

The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged by the current DAC (see figure 1).

The open-loop differential gain ($\Delta Gain/\Delta H$) per 1 H of the feedback loop is given by the following equation. 1H is the one cycle of the OBP.

 Δ Gain/ Δ H = 0.078/(fclk × C3) (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor)

Example:When fclk = 20 MHz and C3 = 1.0 μ F, Δ Gain/ Δ H = 0.0039

When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop gain is increased by a multiple of N. Loop gain multiplication factor N can be selected from 2 times, 4 times, 8 times, or 16 times by changing the register settings (see table 1). Note that the open-loop differential gain $(\Delta Gain/\Delta H)$ must be one or lower. If it is two or more, oscillation occurs.

The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be selected from 1 H, 2 H, 4 H, or 8 H. If the offset error is over 64 LSB, the high-speed lead-in operation continues, and when the offset error is 64 LSB or less, the operation returns to the normal loop-gain operation after 1 H, 2 H, 4 H, or 8 H depending on the register settings. See table 2.

 Table 1
 Loop Gain Multiplication Factor during High-Speed Lead-In Operation

J -		
HGair (register)	Multiplication	
[0]	[1]	Factor N
L	L	4
Н	L	8
L	Н	16
Н	Н	32

Table 2	High-Speed Lead-In Operation Cancellation Time

HGsto (register	p-Hsel settings)	Cancellation
[0]	Time	
L	L	1 H
Н	L	2 H
L	Н	4 H
Н	Н	8 H

5. Pre-Blanking Function

During the PBLK input period, the CSD input operation is separated and protected from the large input signal. The ADC digital output is fixed to clamp data (56 to 304 LSB).



6. ADC Digital Output Control Function

The ADC digital output includes the functions output enable, code conversion, and test mode. Tables 3, 4 and 5 show the output functions and the codes.

Table 3	ADC Digital	Output	Functions
---------	--------------------	--------	-----------

STBΥ	OEB	TEST0	TEST1	LINV	MINV	PBLK	ADC Digital Output
Н	Х	Х	Х	Х	Х	Х	Hi-Z Low-power wait state
L	Н	Х	Х	Х	Х	Х	Hi-Z Output Hi-Z
	L	L	L	L	L	Н	Same as in table 4. Normal operation
				L	Н	Н	D11 is inverted in table 4.
				Н	L	Н	D10 to D0 are inverted in table 4.
				Н	Н	Н	D11 to D0 are inverted in table 4.
				Х	Х	L	Output code is set up to Clamp Level. Pre-blanking
			Н	L	L	Н	Same as in table 5. Normal operation
				L	Н	Н	D11 is inverted in table 5.
				Н	L	Н	D10 to D0 are inverted in table 5.
				Н	Н	Н	D11 to D0 are inverted in table 5.
				Х	Х	L	Output code is set up to Clamp Level. Pre-blanking
		Н	Х	L	L	Х	H L H L H L H L H L Test mode
				L	H	Х	
				Н	Ĺ	Х	$H \downarrow H \downarrow L \downarrow H$
				Н	Н	Х	

Notes: 1. STBY, TEST, LINV, and MINV are set by register.

Mode setting for the OEB and the PBLK are done by external input pins.
 The polarity of the PBLK pin when the register setting is SPinv is low.

Table 4 **ADC Output Code**

Output Pin		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Output	Steps	0	L	L	L	L	L	L L	L	L	L	L	L	L
codes		1	L	L	L	L	L	L	L	L	L	L	L	н
		2	L	L	L	L	L	L	L	L	L	L	н	L
		3	L	L	L	L	L L	L	L	i L	L	L	Н	Н
		4	L	L	L	L	; L	L	L	L	L	Н	L	L
		5	L	; L ;	L	; L	; L	; L	L	¦ L	; L	; H	; L ;	Н
		6	L	L	L	L	¦ L	L	L	L	L	H	H	L
		:	:							:				
		2047	L	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н
		2048	Н	L	L	L	i L	L	L	Ļ	L	L	L	L
			÷											
		4092	Н	¦ H ¦	¦ H	¦ H	¦ H	¦ H	¦ H	¦ H	; H	¦ H	; L ;	L
		4093	Н	; H ;	; H	; H	; H	; H	; H	; H	; H	; H	; L ;	H
		4094	Н	H I	H	; H	¦ H	; H	H	; H	; H	; H	H I	L
		4095	Н	Н	Н	H	H	H	Н	H	H	H	Н	Н

Table 5 ADC Output Code (TEST1)

Output Pin			D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output	Steps	0	L	L	L	L	L	L	L	L	L	L	L	L
codes		1	L	L	L	L	L	L	L	L	L	L	L	Н
		2	L	L	L	L	L	L	L	L	L	L	н	н
		3	L	L	L L	L	Ĺ	L	L	L	L	L	Н	L L
		4	L	; L	¦ L	; L	¦ L	; L	L	¦ L	; L	; H	; H	; L
		5	L	; L	; L	; L	; L	; L	L	; L	; L	; H	; H	; H
		6	L	L	L	L	L	L	L	L	L	Н	L	Н
		÷	÷							:				
		2047	L	н	L	L	L	L	L	L	L	L	L	L
		2048	Н	Н	L	L	L	L	L	L	L	L	L	L L
		:	÷											
		4092	Н	L	¦ L	L L	¦ L	L	L	¦ L	L	¦ L	Н	L
		4093	н	; L	; L	; L	; L	; L	; L	; L	; L	; L	; H	; H
		4094	Н	L	¦ L	¦ L	¦ L	L	L	L	L	; L	L	Н
		4095	H	L	L	<u>L</u>	L	L	L	L	L	L	L	L



HD49338NP/HNP

7. Adjustment of Black-Level S/H Response Frequency Characteristics The CR time constant that is used for sampling/hold (S/H) at the black level can be adjusted by changing the register settings, as shown in table 6.

Table 6 SHSW CR Time Constant Setting

	Sł	IS	W-1	fse	I (F	Reć	gist	ter	se	ttir	ng)																				
	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2][3]
	L	L	L	L	Н	L	L	L	L	Н	L	L	Н	Н	L	L	L	L	Н	L	Н	L	Η	L	L	Η	Η	L	Н	Η	HL
CR Time Constant (Typ)	2.2	20	nse	эć	2.	30	nse	эć	2.	51	nse	,C	2.6	64	nse	эć	2.9	93	nse)é	3.1	11	ns	ec	3.	52	nse	C)	3.7	7	nsec
(cutoff frequency conversion)	(7)	2 1	1Hz	<u>z)</u>	(6	9 N	/Hz	Z)	(6	3 N	/IHz	:)	(6)	U N	1Hz	<u>z)</u>	(54	4 N	/IHz	<u>z)</u>	(5	1 1	ИH:	Z)	(4	5 N	/IHz	:)	(42	2 M	Hz)
	Sł	IS	W-1	se	I (F	Reg	gist	ter	se	ttir	וg)																				
	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2][3]
	L	L	L	Н	Н	L	L	н	L	н	L	Н	Н	Н	L	Н	L	L	Η	Н	Н	L	Η	Η	L	Н	Η	Η	Н	Η	HH
CR Time Constant (Typ)	4.4	40	nse	эс	4.8	30	nse	эс	5.	87	nse	С	6.6	60	nse	ec	8.8	30	nse	ЭС	10	.6	ns	ec	17	7.6	nse	C	26	4 r	nsec
(cutoff frequency conversion)	(3	6 N	1Hz	<u>z)</u>	(3	3 N	/Hz	z)	(2	7 N	/Hz	:)	(24	4 N	1Hz	<u>z</u>)	(18	8 N	/Hz	<u>z</u>)	(1	5 N	ΛH:	z)	(9	MI	Ηz)		(6	MF	lz)

8.	The SHAMP frequency characteristics can be adjusted by changing the register settings	BLKC
	and the C4 value of the external 31st pin.	(31)
	The settings are shown in table 7.	$\perp_{C_{1}}$
	Values other than those shown in the table 7 cannot be used.	$\overline{\mathcal{H}}$

Table 7 **SHAMP Frequency Characteristics Setting**

		SHA-fsel (Register setting)										
LoPwr	[0] [1]		[0]	[0] [1]		[1]						
(Register setting)	Н	L	L	Н	Н	Н						
"Lo"	116 1000 (270	MHz)0 pF) pF)	75 I 1300 (300	MHz)0 pF) pF)	56 MHz 18000 pF (360 pF)							
"Hi"	49 1500 (620	MHz)0 pF) pF)	32 I 2200 (750	MHz)0 pF) pF)	24 MHz 27000 pF (820 pF)							

Note: Upper line : SHAMP cutoff frequency (Typ) Middle line : Standard value of C4 (maximum value is not defined) Lower line : Minimum value of C4 (do not set below this value)



Timing Chart

Figure 2 shows the timing chart when CDSIN and ADCIN input modes are used.



- The ADC output (D0 to D11) is output at the rising edge of the ADCLK in both modes.
- Pipe-line delay is twelve clock cycles when CDSIN is used and eleven when ADCIN is used.
- In ADCIN input mode, the input signal is sampled at the rising edge of the ADCLK.



Detailed Timing Specifications

Detailed Timing Specifications when CDSIN Input Mode is Used

Figure 3 shows the detailed timing specifications when the CDSIN input mode is used, and table 8 shows each timing specification.



Figure 3 Detailed Timing Chart when CDSIN Input Mode is Used

 Table 8
 Timing Specifications when the CDSIN Input Mode is Used

No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Black-level signal fetch time	t _{CDS1}	—	(1.5)	—	ns
(2)	SPBLK low period *1	t _{CDS2}	Тур × 0.8	1/4f _{CLK}	Typ × 1.2	ns
(3)	Signal-level fetch time	t _{CDS3}	—	(1.5)	—	ns
(4)	SPSIG low period * ¹	t _{CDS4}	Typ imes 0.8	1/4f _{CLK}	$Typ \times 1.2$	ns
(5)	SPBLK rising to SPSIG rising time *1	t _{CDS5}	Typ × 0.85	$1/2f_{\text{CLK}}\times 0.90$	Typ × 1.00	ns
(6)	SPSIG rising to ADCLK rising inhibition time *1	t _{CDS6}	1	5	9	ns
(7), (8)	ADCLK t _{WH} min./t _{WL} min.	t _{CDS7,8}	11	—	—	ns
(9)	ADCLK rising to digital output hold time	t _{CHLD9}	3	7	_	ns
(10)	ADCLK rising to digital output delay time	t _{COD10}	_	16	24	ns

Note: 1. SPBLK and SPSIG polarities when serial data Spinv bit is set to low.

OBP Detailed Timing Specifications

Figure 4 shows the OBP detailed timing specifications.

The OB period is from the fifth to the twelfth clock cycle after the OB pulse is input. The average of the black signal level is taken for eight input cycles during the OB period and becomes the clamp level (DC standard).



Figure 4 OBP Detailed Timing Specifications



Detailed Timing Specifications at Pre-Blanking

Figure 5 shows the pre-blanking detailed timing specifications.



Figure 5 Detailed Timing Specifications at Pre-Blanking

Detailed Timing Specifications when ADCIN Input Mode is Used

Figure 6 shows the detailed timing chart when ADCIN input mode is used, and table 9 shows each timing specification.



Figure 6 Detailed Timing Chart when ADCIN Input Mode is Used

Table 9 Timing Specifications when ADCIN Input Mode is Used

No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Signal fetch time	t _{ADC1}	_	(6)		ns
(2), (3)	ADCLK t _{WH} min./t _{WL} min.	t _{ADC2, 3}	Typ × 0.85	1/2f _{ADCLK}	Typ × 1.15	ns
(4)	ADCLK rising to digital output hold time	t _{AHLD4}	10	14.5		ns
(5)	ADCLK rising to digital output delay time	t _{AOD5}	—	23.5	31.5	ns

Detailed Timing Specifications for Digital Output-Enable Control

Figure 7 shows the detailed timing specifications for digital output enable control. When the OEB pin is set to high, output disable mode is entered, and the output state becomes High-Z.







Serial Interface Specifications

Table 10 Serial Data Function List

	Resister 0	Resister 1	Resister 2	Resister 3	Resister 4 to 7 Test Mode (can not be used)	
DI 00 (LSB)	Low	High	Low	High	Low to High	
DI 01	Low	Low	High	High	Low to High	
DI 02	Low	Low	Low	Low	High	
DI 03	PGA gain setting (LSB) *5	SLP Low: Normal operation mode High: Sleep mode	Clamp-level [0] (LSB)	YC-Bias off		
DI 04	PGA gain setting * ⁵	STBY Low: Normal operation mode High: Standby mode	Clamp-level [1]	Gray code [0] (TEST1)		
DI 05	PGA gain setting * ⁵	Output mode setting (LINV)	Clamp-level [2]	Gray code [1]		
DI 06	PGA gain setting * ⁵	Output mode setting (MINV)	Clamp-level [3]	Average4, 4 lines average		
DI 07	PGA gain setting * ⁵	Output mode setting (TEST0)	Clamp-level [4] (MSB)	Gray_test [0]		
DI 08	PGA gain setting * ⁵	SHA-fsel [0] (LSB) SHAMP frequency	HGstop-Hsel [0] High-speed lead-in	Gray_test [1]		
DI 09	PGA gain setting * ⁵	SHA-fsel [1] (MSB) character- istics switching	HGstop-Hsel [1] cancellation time	Gray_test [2]	Cannot be used. * ⁷ All low	
DI 10	PGA gain setting * ⁵	SHSW-fsel [0] (LSB)	HGain-Nsel [0] High-speed lead-in	Cannot be used. * ⁸ Low	-	
DI 11	PGA gain setting * ⁵	SHSW-fsel [1] SHSW	HGain-Nsel [1] gain multiplication	Cannot be used. * ⁸ Low		
DI 12	PGA gain setting (MSB) * ⁵	SHSW-fsel [2] character- istics switching	LoPwr Low: Normal mode High: Low power mode	Cannot be used. * ⁸ High		
DI 13	х	SHSW-fsel [3] (MSB)	SPinv, SPSIG/SPBLK/PBLK inversion	Cannot be used. *8 Low		
DI 14	YSEL Low: CDSIN input mode High: YIN input mode	Cannot be used *7	OBPinv, OBP inversion	Cannot be used. *8 Low		
DI 15 (MSB)	CSEL Low: CDSIN input mode High: YIN input mode	All low	RESET Low: Reset mode High: Normal operation mode	Cannot be used. *8 High		
	Latches SDATA	4		Data is deter	mined	



Figure 8 Serial Interface Timing Specifications

Notes: 1. 2 byte continuous communications.

- SDATA is latched at SCK rising edge.
 Insert 16 clocks of SCK while CS is low.
- 4. Data is invalid if data transmission is aborted during transmission.



- 6. STBY: Reference voltage generator circuit is in the operating state.
- SLP: All circuits are in the sleep state. 7. This bit is used for the IC testing, and cannot be used by the user.
- Please do not set up in addition to "ALL Low"
- 8. This bit is used for the IC testing, and cannot be used by the user.

It is set to the state on the right of a column when RESET bit is set to low. The register 3 should transmit by setup on the right of a column.

Timing Specifications

\sim	Min	Max
f _{SCK}		5 MHz
t _{INT} 1, 2	50 ns	
t _{su}	50 ns	_
t _{ho}	50 ns	_



Explanation of Serial Data of CDS Part

Serial data of CDS part has the following functions.

• PGA gain (D5 to D12 of register 0)

Details are referred to page 6 block diagram.

At CDS_in mode: $-2.36 \text{ dB} + 0.132 \text{ dB} \times \text{N}$ (Log linear)

At ADC_in mode: 0.57 times + 0.01784 times × N (Times linear)

*: Full-scale digital output is defined as 0 dB when 1 V is input.

Above PGA gain definition means input signal 1 Vp-p to CDS_in, and set N = 18 (correspond 2.36 dB), and then PGA outputs the 2 V full-range, and also ADC out puts the full code (1023).

This mean offset gain of PGA has 6 dB - 2.36 dB = 3.64 dB, therefore it should be decided that how much dB add on.



Figure 9 Level Dia of PGA

CSEL (D15 of register 0)
 Data = 0: Select CDSIN
 Data = 1: Select ADCIN

Address					STD1[7:0] (L)				STD2[15:8] (H)												
1	1	1	1	0	0	0	1		D4 D3 D2 D1 D0 D				D15	D14	D13	D12	D11	D10	D9	D8	
								1	1	1	1	1	\int	\sim			<u>۲</u>		\sim	\sim	
									test0	MINV	LINV	STBY	SLP	test	t_l2	5	SHSV	V_fse	el	SHA	_fsel

• SLP and STBY (D3, D4 of register 1)

SLP: Stop the all circuit. Consumption current of CDS part is less than $10 \mu A$. Start up from offset calibration when recover is needed.

- STBY: Only the standard voltage generating circuit is operated. Consumption current of CDS part is about 3 mA. Allow 50 H time for feedback clamp is stabilized until recover.
- Output mode (D5 to D7 of register 1 and D4 of register 3)

It is a test mode. Combination details are table 3 to 5. Normally set to all 0.

- SHA-fsel (D8 to D9 of register 1) It is a LPF switching of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using.
- SHSW-fsel (D10 to D13 of register 1)

It is a time constant which sampling the black level of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using. S/N changes by this data, so find the appropriate point with set data to up/down.



HD49338NP/HNP

- Clamp (D3 to D7 of register 2) Determine the OB part level with digital code of ADC output. Clamp level = setting data × 2 + 14 Default data is 9 = 32 LSB.
- HGstop-Hsel, HGain-Nsel (D8 to D11 of register 2)
 Determine the lead-in speed of OB clamp. Details are referred to page 7. PGA gain need to be changed for switch the high speed leading mode. Transfer the gain +1/-1 to previous field, its switch to high speed leading mode.
- Low_PWR (D12 of register 2) Switch circuit current and frequency characteristic.
 Data = 0: 36 MHz guarantee
 Data = 1: 25 MHz guarantee
- SPinv (D13 of register 2) SPSIG/SPBLK/PBLK input signal inverted switching. Data = 1: Normal Data = 0: Inverted
- Reset (D15 of register 2) Software reset.
 - Data = 1: Normal
 - Data = 0: Reset

Offset calibration should be done when starting up with using this bit. Details are referred to page 19.

- C_Bias_off (D3 of register 3)
- Center bias is turned off in ADCIN mode. Data = 0: Normally on
 - Data = 1: Off

• Ave_4H (D6 of register 3) Clamp detection data is averaged 4H.

Data = 0: 1H

Data = 1: Averaged 4H

Differential Code and Gray Code (D4 to D5 and D7 to D9 of register 3)

• Gray code (D4 to D5 of register 3) DC output code can be change to following type.

Gray Code [1]	Gray Code [0]	Output Code			
0	0	Binary code			
0	1	Gray code			
1	0	Differential encoded binary			
1	1	Differential encoded gray			

• Serial data setting items (D7 to D9 of register 3)

Setting Bit	Setting Contents
Gray_test[0]	Standard data output timing control signal
Gray_test[1]	(Refer to the following table)
Gray_test[2]	ADCLK polar with OBP. (Lo \rightarrow Positive edge, HI \rightarrow Negative edge)

• Standard data output timing

Gray_test[1]	Gray_test[0]	Standard Data Output Timing
Low	Low	Third and fourth
Low	High	Fourth and fifth
High	Low	Fifth and sixth
High	High	Sixth and seventh



Ripple (pseudo outline made by quantized error) occurres on the point which swithing the ADC output multiple bit in parallel. When switching the several of ADC output at the same time, ripple (pseudo outline caused by miss quantization) occurs to the image.

Differential code and gray code are recommended for this countermeasure.

Figure 10 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital output bit can be reduced and easily to reduce the ripple using this function.

This function is especially effective for longer the settings of sensor more than clk = 30 kHz, and ADC output. Figure 11 indicates the timing specifications.



Figure 10 Differential Code, Gray Code Circuit





To use differential code, complex circuit is necessary at DSP side.



Figure 12 Complex Circuit Example



Absolute Maximum Ratings

			$(Ta = 25^{\circ}C)$
ltem	Symbol	Ratings	Unit
Power supply voltage	V _{DD} (max)	4.1	V
Analog input voltage	V _{IN} (max)	–0.3 to AV _{DD} +0.3	V
Digital input voltage	V _I (max)	-0.3 to DV _{DD} +0.3	V
Operating temperature	Topr	-10 to +75	°C
Power dissipation	Pt(max)	400	mW
Storage temperature	Tstg	–55 to +125	°C
Power supply voltage range (HD49338HNP)	Vopr	2.85 to 3.3	V
Power supply voltage range (HD49338NP)		2.70 to 3.3	

Notes: 1. V_{DD} indicates AV_{DD} and DV_{DD} .

2. AV_{DD} and DV_{DD} must be commonly connected outside the IC. When they are separated by a noise filter, the potential difference must be 0.3 V or less at power on, and 0.1 V or less during operation.

Electrical Characteristics

(Unless othewide specified, Ta = 25°C, AV_{DD} = 3.0 V, DV_{DD} = 3.0 V, and R_{BIAS} = 33 k Ω)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Power supply voltage range	V _{DD}	2.85	3.00	3.30	V	LoPwr = low	
Conversion frequency	f _{CLK} low	5.5	_	25	MHz	LoPwr = high	
	f _{CLK} hi	25	_	36	MHz	LoPwr = low	
Digital input voltage	V _{IH}	$2.0\times \frac{DV_{DD}}{3.0}$	_	DV_{DD}	V		Digital input pins other than CS,
	V _{IL}	0		$0.8\times \frac{\text{DV}_{\text{DD}}}{3.0}$	V		SCK and SDATA
	V _{IH2}	$2.25\times\frac{DV_{DD}}{3.0}$		DV_{DD}	V		CS, SCK, SDATA
	V _{IL2}	0		$0.6\times \frac{\text{DV}_{\text{DD}}}{3.0}$	V		
Digital output voltage	V _{OH}	DV _{DD} -0.5		—	V	I _{OH} = -1 mA	
	V _{OL}	—	_	0.5	V	$I_{OL} = +1 \text{ mA}$	
Digital input current	l _{iH}	—		50	μA	V _{IH} = 3.0 V	
	I _{IH2}	—		250	μA	V _{IH} = 3.0 V	
	I _{IL}	-50	-	—	μA	$V_{IL} = 0 V$	
Digital output current	I _{OZH}			50	μΑ	$V_{OH} = V_{DD}$	
	I _{OZL}	-50	_		μΑ	$V_{OL} = 0 V$	
ADC resolution	RES	12	12	12	bit		
ADC integral linearity	INL		(8)	_	LSBp-p	$f_{CLK} = 20 \text{ MHz}$	
ADC differential linearity+	DNL+		0.6	0.95	LSB	$f_{CLK} = 20 \text{ MHz}$	*1
ADC differential linearity-	DNL-	-0.95	-0.6	—	LSB	$f_{CLK} = 20 \text{ MHz}$	*1
Sleep current	I _{SLP}	-100	0	100	μΑ	Digital input pin is set to 0 V, output	
						pin is open	
Standby current	I _{STBY}	—	3	5	mA	Digital I/O pin is set to 0 V	
Digital output Hi-Z	t _{HZ}		_	100	ns	$R_L = 2 k\Omega$,	See figure 7
delay time	t _{LZ}		_	100	ns	C _L = 10 pF	
	t _{ZH}		_	100	ns		
	t _{ZL}	—	_	100	ns		

• Items Common to CDSIN and ADCIN Input Modes

Notes: 1. Differential linearity is the calculated difference in linearity errors between adjacent codes.

2. Values within parentheses () are for reference.



Electrical Characteristics (cont.)

(Unless othewide specified, $Ta = 25^{\circ}C$, $AV_{DD} = 3.0 \text{ V}$, $DV_{DD} = 3.0 \text{ V}$, and $R_{BIAS} = 33 \text{ k}\Omega$)

• Items for CDSIN Input Mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (1)	I _{DD1}	—	57	68	mA	LoPwr = low	
						$f_{CLK} = 36 \text{ MHz}$	
Consumption current (2)	I _{DD2}	_	37	46	mA	LoPwr = high	
						$f_{CLK} = 250 \text{ MHz}$	
CCD offset tolerance range	V _{CCD}	(-100)		(100)	mV		
Timing specifications (1)	t _{CDS1}	—	(1.5)	_	ns		See table 8
Timing specifications (2)	t _{CDS2}	Typ × 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (3)	t _{CDS3}	_	(1.5)	_	ns		
Timing specifications (4)	t _{CDS4}	Typ × 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (5)	t _{CDS5}	Typ × 0.85	$1/2f_{\text{CLK}}\times 0.90$	Typ × 1.00	ns		
Timing specifications (6)	t _{CDS6}	1	5	9	ns		
Timing specifications (7)	t _{CDS7}	11	—		ns		
Timing specifications (8)	t _{CDS8}	11	—	_	ns		
Timing specifications (9)	t _{CHLD9}	3	7		ns	C _L = 10 pF	
Timing specifications (10)	t _{COD10}	—	16	24	ns		
Clamp level	CLP(00)	—	(56)		LSB		
	CLP(09)	—	(128)	_	LSB		
	CLP(31)	—	(304)		LSB		
PGA gain at CDS input	AGC(0)	-4.4	-2.4	-0.4	dB		
	AGC(256)	4.1	6.1	8.1	dB		
	AGC(512)	12.5	14.5	16.5	dB		
	AGC(768)	21.0	23.0	25.0	dB		
	AGC(1023)	29.4	31.4	33.4	dB		

Note : Values within parentheses () are for reference.

• Items for ADCIN Input Mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (3)	I _{DD3}	_	39	49	mA	LoPwr = low	
						$f_{CLK} = 36 \text{ MHz}$	
Consumption current (4)	I _{DD4}	—	21	26	mA	LoPwr = high	
						$f_{CLK} = 20 \text{ MHz}$	
Timing specifications (11)	t _{ADC1}	—	(6)	_	ns		See table 9
Timing specifications (12)	t _{ADC2}	Typ imes 0.85	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (13)	t _{ADC3}	Typ imes 0.85	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (14)	t _{AHLD4}	_	14.5		ns	C _L = 10 pF	
Timing specifications (15)	t _{AOD5}	_	23.5	31.5	ns		
Input current at ADC input	IIN _{CIN}	-110		110	μA	$V_{\rm IN}$ = 1.0 V to 2.0 V	
Clamp level at ADC input	OF2	_	(2048)		LSB		
Clamp level at YIN input	OF1	_	(280)		LSB		
PGA gain at ADC input	GSL(0)	0.45	0.57	0.72	Times		
	GSL(256)	1.36	1.71	2.16	Times		
	GSL(512)	2.27	2.86	3.60	Times		
	GSL(768)	3.18	4.00	5.04	Times		
	GSL(1023)	4.08	5.14	6.47	Times		

Note : Values within parentheses () are for reference.



Operation Sequence at Power On





Notice for Use

- 1. Careful handling is necessary to prevent damage due to static electricity.
- 2. This product has been developed for consumer applications, and should not be used in non-consumer applications.
- 3. As this IC is sensitive to power line noise, the ground impedance should be kept as small as possible. Also, to prevent latchup, a ceramic capacitor of 0.1 μ F or more and an electrolytic capacitor of 10 μ F or more should be inserted between the ground and power supply.
- 4. Common connection of AV_{DD} and DV_{DD} should be made off-chip. If AV_{DD} and DV_{DD} are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.
- 5. If a noise filter is necessary, make a common connection after passage through the filter, as shown in the figure below.



- 6. Connect AV_{SS} and DV_{SS} off-chip using a common ground. If there are separate analog system and digital system set grounds, connect to the analog system.
- 7. When V_{DD} is specified in the data sheet, this indicates AV_{DD} and $DV_{\text{DD}}.$
- 8. No Connection (NC) pins are not connected inside the IC, but it is recommended that they be connected to power supply or ground pins or left open to prevent crosstalk in adjacent analog pins.
- 9. To ensure low thermal resistance of the package, a Cu-type lead material is used. As this material is less tolerant of bending than Fe-type lead material, careful handling is necessary.
- 10. The infrared reflow soldering method should be used to mount the chip. Note that general heating methods such as solder dipping cannot be used.
- 11. Serial communication should not be performed during the effective video period, since this will result in degraded picture quality. Also, use of dedicated ports is recommended for the SCK and SDATA signals used in the HD49330AF. If ports are to be shared with another IC, picture quality should first be thoroughly checked.
- 12. At power-on, automatic adjustment of the offset voltage generated from PGA, ADC, etc., must be implemented in accordance with the power-on operating sequence (see page 19).



Example of Recommended External Circuit





Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infiringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. Sasumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actal system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductor home page (htt

- is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001