# 54ABT/74ABT543 Octal Registered Transceiver with TRI-STATE® Outputs

## **General Description**

The 'ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

#### **Features**

- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA

- Separate controls for data flow in each direction
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Military Drawing (SMD) 5962-9231401


## Ordering Code: See Section 10


Commercial	Military	Package Number	Package Description
74ABT543CSC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54ABT543J/883	J24A	24-Lead Ceramic Dual-In-Line
74ABT543CMSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ Type II
·	54ABT543W/883	W24C	24-Lead Cerpack
	54ABT543E/883	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C
74ABT543CMTC (Notes 1, 2)		MTC24	24-Lead Molded Thin Shrink Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX, MSAX and MTCX.

Note 2: Contact factory for package availability.

# **Connection Diagrams**





# Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs
LEAB, LEBA	Latch Enable Inputs
CEAB, CEBA	Chip Enable Inputs
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or
	TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or
	TRI-STATE Outputs

5-65

6501122 0084015 978

## **Functional Description**

The 'ABT543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A port or take data from the B port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the LEAB line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the B output buffers are active are effect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the CEBA.

#### Data I/O Control Table

	Inputs		Latch Status	Output Buffers
CEAB	LEAB	OEAB	Laten Status	Output Bullers
Н	Х	Х	Latched	High Z
. X	Н	Х	Latched	
L	L	Х	Transparent	_
X	Х	Н		High Z
L	Х	L		Driving


H = High Voltage Level

L = Low Voltage Level

X = Immaterial

# **Logic Diagram**

LEBA and OEBA.



# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias

Ceramic -55°C to +175°C Plastic -55°C to +150°C

V<sub>CC</sub> Pin Potential to

Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to V<sub>CC</sub>

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Current Applied to Output

in LOW State (Max) DC Latchup Source Current twice the rated IOI (mA) -500 mA 10V

Over Voltage Latchup (I/O)

# **Recommended Operating Conditions**

Free Air Ambient Temperature

Military Commercial -55°C to +125°C -40°C to +85°C

Supply Voltage

Military

+4.5V to +5.5V

Commercial Minimum Input Edge Rate +4.5V to +5.5V  $(\Delta V/\Delta t)$ 

Data Input Enable Input Clock Input

50 mV/ns 20 mV/ns 100 mV/ns

#### DC Electrical Characteristics

Symbol	Parameter		ABT543	1	Units	vcc	Conditions
Symbol	raiailletei	Min	Тур	Max	Units	¥CC	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			٧		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			8.0	٧		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	٧	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage 54ABT/74ABT 54ABT 74ABT	2.5 2.0 2.0			٧	Min	$\begin{split} I_{OH} &= -3 \text{ mA, } (A_{n}, B_{n}) \\ I_{OH} &= -24 \text{ mA, } (A_{n}, B_{n}) \\ I_{OH} &= -32 \text{ mA, } (A_{n}, B_{n}) \end{split}$
V <sub>OL</sub>	Output LOW Voltage 54ABT 74ABT			0.55 0.55	٧	Min	$I_{OL} = 48 \text{ mA, } (A_n, B_n)$ $I_{OL} = 64 \text{ mA, } (A_n, B_n)$
V <sub>ID</sub>	Input Leakage Test	4.75			v	0.0	l <sub>ID</sub> = 1.9 μA, (Non-I/O Pins) All Other Pins Grounded
l <sub>IH</sub>	Input HIGH Current			5	μА	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 3) V <sub>IN</sub> = V <sub>CC</sub> (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)			100 -	μА	Max	$V_{\rm IN} = 5.5V (A_{\rm n}, B_{\rm n})$
lı.	Input LOW Current			-5	μА	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 3) V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>th</sub> + I <sub>OZH</sub>	Output Leakage Current			50	μА	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$ $\overline{OEAB}$ or $\overline{CEAB} = 2V$
In + Iozl	Output Leakage Current			-50	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$ $\overline{OEAB}$ or $\overline{CEAB} = 2V$
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}(A_n, B_n)$
Izz	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n); All Others GND$
ICCH	Power Supply Current	<del>.</del>		50	μΑ	Max	All Outputs HIGH
ICCL	Power Supply Current			30	mA	Max	All Outputs LOW
Iccz	Power Supply Current			50	μА	Max	Outputs TRI-STATE All Others at V <sub>CC</sub> or GND
Note 3: Gu	aranteed but not tested.						

5-67

6501122 0084017 740 📰

# DC Electrical Characteristics (Continued)

Symbol	Parameter		<b>AB</b> T543				
- Symbol	Farameter	Min	Тур	Max	Units	VCC	Conditions
ССТ	Additional I <sub>CC</sub> /Input			2.5	mA	Max	V <sub>I</sub> = V <sub>CC</sub> - 2.1V All Others at V <sub>CC</sub> or GND
ICCD	Dynamic I <sub>CC</sub> No Load (Note 2)			0.18	mA/MHz	Max	Outputs Open, CEAB and OEAB = GND, CEBA = V <sub>CC</sub> , One Bit Toggling, 50% Duty Cycle, (Note 1)

Note 1: For 8-bit toggling,  $I_{CCD} < 1.4 \text{ mA/MHz}$ .

Note 2: Guaranteed, but not tested.

## DC Electrical Characteristics (SOIC Package)

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions $C_L = 50 \text{ pF},$ $R_L = 500\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic VOL		0.7	1.0	٧	5.0	T <sub>A</sub> = 25°C (Note 1)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic VOL	-1.2	-0.8		٧	5.0	T <sub>A</sub> = 25°C (Note 1)
V <sub>OHV</sub>	Minimum High Level Dynamic Output Voltage	2.5	3.0		٧	5.0	T <sub>A</sub> = 25° (Note 3)
VIHD	Minimum High Level Dynamic Input Voltage	2.0	1.7		٧	5.0	T <sub>A</sub> = 25°C (Note 2)
$V_{ILD}$	Maximum Low Level Dynamic Input Voltage		0.7	0.9	٧	5.0	T <sub>A</sub> = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to the shold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

# AC Electrical Characteristics (SOIC and SSOP Packages): See Section 2 for Waveforms

			74ABT	•	544	\BT	74	ABT		
Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			$T_{A} = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max	1	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	1.5 1.5	3.1	4.8 4.8	1.6 1.6	6.4 6.2	1.5 1.5	4.8 4.8	ns	2-3, 5
t <sub>PHL</sub>	Propagation Delay  LEAB to B <sub>n</sub> , LEBA to A <sub>n</sub> OEBA or OEAB to A <sub>n</sub> or B <sub>n</sub>	1.6 1.6	3.4	5.3 5.3	1.6 1.6	6.6 6.4	1.6 1.6	5.3 5.3	пѕ	2-3, 5
	Enable Time LEAB to B <sub>n</sub> , LEBA to A <sub>n</sub> OEBA or OEAB to A <sub>n</sub> or B <sub>n</sub>	1.5 1.5	3.6	5.8 5.8	1.3 1.8	6.4 7.4	1.5 1.5	5.8 5.8	ns	2-4
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time CEBA or CEAB to A <sub>n</sub> or B <sub>n</sub>	2.0 2.0	4.0	6.5 6.5	2.0 1.5	7.2 7.0	2.0 2.0	6.5 6.5	пѕ	2-4

5-68

# AC Operating Requirements (SOIC and SSOP Packages): See Section 2 for Waveforms

		74	ABT	54	ABT	74.	ABT		
Symbol	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$		T <sub>A</sub> = -40°C to +85°C V <sub>CC</sub> = 4.5V-5.5V C <sub>L</sub> = 50 pF		Units	Fig. No.
		Min	Max	Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW An or Bn to LEBA or LEAB	1.5 1.5		3.5 3.0		1.5 1.5		ns	2-6
t <sub>H</sub> (H)	Hold Time, HIGH or LOW An or Bn to LEBA or LEAB	1.0 1.0		2.0 2.0		1.0 1.0		ns	2-6
t <sub>S</sub> (H)	Setup Time, HIGH or LOW An or Bn to CEAB or CEBA	1.5 1.5		3.3 2.5		1.5 1.5		ns	2-6
t <sub>H</sub> (H) t <sub>H</sub> (L)	Hold Time, HIGH or LOW An or Bn to CEAB or CEBA	1.3 1.3		2.0 2.0		1.3 1.3		ns	2-6
t <sub>W</sub> (L)	Pulse Width, LOW	3.0		3.5		3.0		ns	2-3

#### Extended AC Electrical Characteristics (SOIC Package): See Section 2

Symbol	Parameter	Vcc	74ABT  T <sub>A</sub> = -40°C to +85°C  V <sub>CC</sub> = 4.5V-5.5V  C <sub>L</sub> = 50 pF  8 Outputs Switching  (Note 4)		T <sub>A</sub> = -40°0 V <sub>CC</sub> = 4. C <sub>L</sub> = 2 1 Output \$	74ABT 74ABT  A = -40°C to +85°C  V <sub>CC</sub> = 4.5V-5.5V  C <sub>L</sub> = 250 pF  1 Output Switching (Note 5)  74ABT  74ABT  74ABT  V <sub>CC</sub> = 4.6V-5.5V  V <sub>CC</sub> = 4.5V-5.5V  C <sub>L</sub> = 250 pF  8 Outputs Switching (Note 6)		$T_A=-40^{\circ}\mathrm{C}$ to $+85^{\circ}\mathrm{C}$ $V_{CC}=4.5\mathrm{V}-5.5\mathrm{V}$ $C_L=250$ pF 8 Outputs Switching (Note 6)		Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
f <sub>toggle</sub>	Max Toggle Frequency		100						MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Progagation Delay A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	1.5 1.5		6.2 6.2	2.0 2.0	7.5 7.5	2.5 2.5	10.0 10.0	ns	2-3, 5
t <sub>PLH</sub>	Progagation Delay LEAB to B <sub>n</sub> , LEBA to A <sub>n</sub>	1.5 1.5		6.5 6.5	2.0 2.0	8.0 8.0	- 2.5 2.5	10.5 10.5	ns	2-3, 5
t <sub>PZH</sub>	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	1.5 1.5		7.5 7.5	2.0 2.0	8.5 8.5	2.5 2.5	11.0 11.0	ns	2-4
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	1.5 1.5		8.5 8.5	(Not	e 7)	(Not	e 7)	ns	2-4

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delay times are dominated by the RC network (5000, 250 pF) on the output and has been excluded from the datasheet

## Skew (SOIC Package): See Section 2

	74ABT		74ABT		
Symbol Parameter		T <sub>A</sub> = -40°C to +85°C V <sub>CC</sub> = 4.5V-5.5V C <sub>L</sub> = 50 pF 8 Outputs Switching (Note 3)	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 250 \text{ pF}$ 8 Outputs Switching (Note 4)	Units	Fig. No.
		Max	Max		
t <sub>OSHL</sub> (Note 1)	Pin to Pin Skew HL Transitions	1.0	2.0	ns	2-13
t <sub>OSLH</sub> (Note 1)	Pin to Pin Skew LH Transitions	1.3	2.0	ns ns	2-13
t <sub>PS</sub> (Note 5)	Duty Cycle LH-HL Skew	2.0	4.0		2-14
t <sub>OST</sub> (Note 1)	Pin to Pin Skew LH/HL Transitions	2.0	4.0	ns	2-17
t <sub>PV</sub> (Note 2)	Device to Device Skew LH/HL Transitions	2.5	4.5	ns	2-20

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t<sub>OSHL</sub>), LOW to HIGH (t<sub>OSLH</sub>), or any combination switching LOW to HIGH and/or HIGH to LOW (t<sub>OST</sub>). This specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested. Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH,

Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

## Capacitance

Symbol	Parameter	Тур	Units,	Conditions: T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	V <sub>CC</sub> = 0V (non I/O pins)
C <sub>I/O</sub> (Note 1)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 1:  $C_{I/O}$  is measured at frequency, f = 1 MHz, PER MLT-STD-883B, METHOD 3012.