

Advance Information

January 1996

DESCRIPTION

The SSI 32R2502R is a BiCMOS monolithic integrated circuit designed for use with two-terminal recording heads. It provides a low noise read amplifier, write current control, and data protection circuitry for up to six channels. The SSI 32R2502R option provides internal 250 Ω damping resistors. Damping resistors are switched in during write mode and switched out during read mode. Power supply fault protection is provided by disabling the write current generator during power sequencing. System write to read recovery time is significantly improved by making the read channel outputs high impedance. The device also offers multiple channel "servo bank write" capability to assist in servo writing operations.


The SSI 32R2502R requires only a +5V power supply and is available in a variety of packages.

FEATURES


- +5V ± 10% supply
- Low power
 - PD = 165 mW read mode (Nom)
 - PD = 1.0 mW Idle (Max)
- High Performance:
 - Read mode gain = 300 V/V
 - Input noise = $0.45 \text{ nV}/\sqrt{\text{Hz}}$ (Nom)
 - Input capacitance = 10 pF (Nom)
 - Write current range = 3-15 mA
 - Nominal write current rise/fall time = 3.5 ns (typical head)
 - Head voltage swing = 7.8 Vp-p (Nom)
- Servo bank-write capability
- Self switching damping resistance
- · Write unsafe detection

(continued)

BLOCK DIAGRAM



PIN DIAGRAM



24-Lead SOV, SOL

CAUTION: Use handling procedures necessary for a static sensitive component.

01/05/96- rev.

3B-123

8253965 0014281 134 1

FEATURES (continued)

- Power supply fault protection
- Head short to ground protection
- Differential ECL-like write data inputs

FUNCTIONAL DESCRIPTION

The SSI 32R2502R has the ability to address up to 6 two-terminal heads and provide write drive or read amplification. Mode control and head selection are described in Tables 1 and 2. The TTL inputs RW and CS have internal pull-up resistors to prevent an accidental write condition. HS0, HS1 and HS2 have internal pull down resistors. Internal clamp circuitry will protect the IC from a head short to ground condition in any mode.

TABLE 1: Mode Select

CS	R/W	WUS/SE	Mode
0	0	*	Single Channel Write. See Table 2.
0	0	**	Servo Write.
0	1	Х	Single Channel Read. See Table 2.
1	Х	Х	ldle.

^{*}WUS/SE is a WUS output unless pulled above VCC.

TABLE 2: Head Select

HS2	HS1	HS0	Head
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5

TABLE 3: Head Select in Servo Write Mode

Head	Select A	ddress	Head Selected in
HS2	HS1	HS0	Servo Write Mode
0	0	0	None
0	0	1	All
0	1	0	Odd Channels
0	1	1	Even Channels
1	0	0	None
1	0	1	None

^{**}Servo write mode is activated through the WUS pin as described in the servo write mode section.

WRITE MODE

Taking both \overline{CS} and R/W low selects write mode which configures the SSI 32R2502R as a current switch and activates the Write Unsafe (WUS) detector circuitry. The 32R2502R head current is toggled between the X and Y side of the selected head on each transition of WDX-WDY. When the potential of WDX is higher than WDY, the potential on the X-side of the head is higher than the Y-side (HNY is sinking current). The magnitude of the write current (0-pk) is given by:

$$Iw = Aw \cdot \frac{Vwc}{Rwc} = \frac{K}{Rwc}$$

where Aw is the write current gain.

RWC is connected from pin WC to GND. Note the actual head current Ix, y is given by:

$$k, y = \frac{lw}{1 + Rh/Rd}$$

Where:

Rh = Head resistance plus external wire resistance

Rd = Damping resistance

In write mode a 250Ω damping resistor is switched in across the Hx, Hy ports.

SERVO WRITE MODE

This mode allows for writing to multiple channels at once, which is useful during servo formatting. In this mode the write driver will drive all channels simultaneously.

To enable servo write mode follow these steps:

- (1) Place the device in the read mode (R/W high).
- (2) Set the head select lines to an address that corresponds to the bank of heads desired for servo write (see tables 2 & 3).
- (3) Pull the WUS output above Vcc by sourcing 10 mA of current into the pin. Two ways to source this current are: (a) use a voltage source set to Vcc +1.9 volts limited to 10 mA of current, or (b) use a resistor tied between WUS and a supply above Vcc to source the current. With 10 mA of current, WUS will rise to approximately Vcc +1.5 volts.
- (4) Allow at least 1 μs setup.

(5) While maintaining steps (2) and (3) above make R/W low, placing the device in servo write mode.

POWER SUPPLY FAULT PROTECTION

A voltage fault detection circuit improves data security by disabling the write current generator during a voltage fault or power startup regardless of mode. Note that WUS does not necessarily turn on to flag a power supply fault condition.

HEAD SHORT TO GROUND PROTECTION

The SSI 32R2502R provides a head short to ground protection circuit in write mode. If the selected head is shorted to ground the write current generator will turn off, the WUS flag will go high, and current will be limited to less than 1 mA out of the head port. Note that any unselected head is pulled to ground through internal circuitry. In the idle mode, all heads are similarly pulled to ground.

In read mode, current out of the selected head port will not exceed 3 mA if the head is shorted to ground.

WRITE UNSAFE

Upon entering write mode, WUS is initialized low. Any of the following conditions will be indicated as a high level on the Write Unsafe, WUS, open collector output.

- Write data frequency too low
- Device in read mode
- · Device not selected
- · No head current
 - Open head
- · Head short to ground

To insure no false WUS trigger, the product of head current and head resistance (Iw • Rh) should be less than [0.14 (Iw) - 0.2]V, where Iw is in mA, for Iw range from 3 mA to 15 mA. The open head detect circuit is also disabled when write data frequency is above 10 MHz to prevent false WUS detect.

Write data frequency too low is detected if the write data frequency falls below 500 kHz. Consult the WUS Safe to Unsafe timing for range of frequency detection.

Device in read mode, Device in servo write mode and Chip disabled will flag WUS if R/\overline{W} is high, if servo write mode is activated, or \overline{CS} is high.

No head current will flag WUS if Rwc = ∞ and the selected head is present.

3B-125

WRITE UNSAFE (continued)

Head opened will flag WUS if $Rh = \infty$ and the write data frequency is less than 10 MHz.

Head short to ground is described in the preceding paragraph.

READ MODE

The read mode configures the SSI 32R2502R as a low noise differential amplifier and deactivates the write current generator. The damping resistor is switched out of the circuit allowing a high impedance input to the read amplifier. The RDX and RDY outputs are driven by emitter followers and should be AC coupled to the load. The HnX, HnY inputs are non-inverting to the RDX, RDY outputs.

Note that in idle or write mode, the read amplifier is deactivated and RDX, RDY outputs become high impedance. This facilitates multiple R/W applications (wired-OR RDX, RDY) and minimizes voltage change when switching from write to read mode. Note also that the write current source is deactivated for both the read and idle mode.

IDLE MODE

Taking $\overline{\text{CS}}$ high selects the idle mode which switches the RDX and RDY outputs into a high impedance state and deactivates the device. Power consumption in this mode is held to a minimum.

PIN DESCRIPTION

CONTROL/STATUS

NAME	TYPE	DESCRIPTION
CS	_	Chip Select Input. A logical low level enables the device. This pin is an internal pull up.
R/W†	ı	Read/Write. A logical high level enables read mode. A logical low level enables write mode. This pin is an internal pull up.
HS0,HS1, HS2	ı	Head Select. Decoded address (internal pull down) selects one of 6 channels. See Table 2.
WUS/SE†	I/O	Write Unsafe/Servo Enable. When in Servo Bank write mode, pulling this pin above Vcc enables servo bank write. See Servo write mode section. Otherwise, a high level indicates an unsafe writing condition. See WUS section.
WC†	ı	Write Current. A resistor to ground from WC sets the write current through the recording head.

HEAD TERMINAL CONNECTIONS

H0X-H5X	1	X,Y Head Connections
H0Y-H5Y		

DATA INPUT/OUTPUT

WDX,WDY	 	Differential Write Data In. Each transition of WDX-WDY changes the direction of current in the recording.
RDX,RDY†	0	Differential Read Data Out. Emitter follower output.

POWER

vcc	- 1	+5V power supply
GND		Ground

[†] When more than one Read/Write device is used, signals can be wire OR'ed.

ELECTRICAL SPECIFICATIONS

Current maximums are currents with the highest absolute value.

ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device.

PARAMETER		RATING		
DC Supply Voltage VCC		VCC	-0.3 to 6 VDC	
Write Current lw		lw	65 mA	
Digital Input Volta	Digital Input Voltage Vin		-0.3 to VCC + 0.3 VDC	
Head Port Voltag	Head Port Voltage VH		-0.3 to VCC + 0.3 VDC	
WUS Pin Voltage	•	Vwus	7.5 VDC	
Output Current	RDX,RDY	lo	-10 mA	
	WUS	lwus	+15 mA	
Junction Operation	Junction Operating Temperature Tj		+125°C	
Storage Tempera	Storage Temperature		-65 to +150°	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	
DC Supply Voltage VCC		5 ± 10%V
Ambient Operating Temperature	Ta	0°C < Ta < 70°C

TEST CONDITIONS

Recommended operating conditions apply.

PARAMETER	CONDITION
Write Current, Iw	10 mA
Head Inductance, Lh	0.625 μΗ
Head Resistance, Rh	35Ω
WD Frequency	5 MHz
WDX,WDY rise/fall time	1 ns

POWER DISSIPATION

Recommended operating conditions apply.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VCC Supply Current	read mode		33	44	mA
	write mode* lw = 10 mA		32	45	mA
	idle mode		0.04	0.2	mA
Power Dissipation	read mode		165	242	mW
	write mode Iw = 10 mA		160	248	mW
	idle mode		0.2	1	mW

DIGITAL INPUTS

Input High Voltage Vih HSX, CS, R/W		2			VDC
Input Low Voltage Vil HSX, CS, R/W				0.8	VDC
Input High Current lih	Vih = 2.0V			100	μА
Input Low Current III HSX, CS, R/W	Vil = 0.8V	-0.4			mA
WDX, WDY Input High Voltage Vih		Vcc - 1.1		Vcc - 0.4	VDC
WDX, WDY input Low Voltage Vil		Vcc - 2		Vih - 0.25	VDC
WDX, WDY Input High Current	Vih = Vcc-0.4V		2	50	μΑ
WDX, WDY Input Low Current	Vil = Vcc-1.45V	-50	0	50	μΑ
WUS Output Low Voltage Vol	lol = 2 mA max		0.2	0.5	VDC

^{*}ICC = 20 + 1.1 • Iw

ELECTRICAL SPECIFICATIONS (continued)

WRITE CHARACTERISTICS

Test conditions apply unless otherwise specified.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Write Current Range		3		15	mA
Write Current Voltage Vwc		2.25	2.5	2.75	V
Write Current Gain Aw	lw = Aw•Vwc/Rwc		20	,	mA/mA
Write Current Constant "K"	lw = K/Rwc	45	50	55	٧
Differential Head Voltage Swing	Open Head, lw = 20 mA	6.5	7.8		Vp-p
Head Differential Rd Load Resistance		200	250	300	Ω
WD Pulse Width	PWH	1			ns
(see Figure 1)	PWL	1		171	ns
Unselected Head Transient Current				1.5	mA (pk)
Unselected Head Voltage			0	0.1	VDC
Unselected Head Current	DC	-0.1	0	0.1	mA
VCC Fault Voltage	lw ≤ 0.1 mA	3.5	3.9	4.2	٧
Head Current HnX,HnY	VCC fault condition	-200		200	μА

SERVO WRITE CHARACTERISTICS

Write Current Range		3		15	mA
Write Current Matching	Between channels		±10%		-
WUS/SE Voltage	Servo Bank Write Enabled		Vcc + 1.5	Vcc + 1.9	٧
WUS/SE Sink Current	Servo Bank Write Enabled	10	1		mA

READ CHARACTERISTICS

Test conditions apply unless otherwise specified. CL (RDX, RDY) < 20 pF, RL (RDX, RDY) = 1 k Ω .

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNIT
Differential Voltage Gain		Vin = 1 mVp-p @1 MHz	250	300	350	V/V
Voltage BW	-1 dB	Zs < 5Ω, Vin = 1 mVp-p	45	55		MHz
	-3 dB		95	110		MHz
Input Noise Voltage		BW = 20 MHz, Lh = 0, Rh = 0		0.45	0.60	nV/√Hz
Input Noise Current		BW = 20 MHz, Open Head		4	20	pA/√Hz
Differential Input Capacita	ince	Vin = 1 mVp-p, f = 5 MHz	8	10	12	pF
Differential Input Resistan	ce	Vin = 1 mVp-p, f = 5 MHz	500	850		Ω
Dynamic Range		AC input voltage where gain falls to 90% of its small signal gain value, f = 5 MHz	2	9		mVp-p
Common Mode Rejection	Ratio	Vin = 0 VDC + 100 mVp-p @ 5 MHz	50	70		dB
Power Supply Rejection F	Ratio	100 mVp-p @ 5 MHz on VCC	50	70		dB
Channel Separation		Unselected channels driven with Vin = 0 VDC + 100 mVp-p	50	60		dB
Output Offset Voltage		Lh = 0, Rh = 0	-300		+300	m۷
Single Ended Output Res	istance	f = 5 MHz		35	50	Ω
Output Current		AC coupled load, RDX to RDY	2	2.8		mA
RDX, RDY Common Mod Output Voltage	le			Vcc - 2.7		VDC

ELECTRICAL SPECIFICATIONS (continued)

SWITCHING CHARACTERISTICS

Test conditions apply unless otherwise specified.

PARAME	TER	CONDITIONS	MIN	NOM	MAX	UNIT
R/W	Read to Write	R/W to 90% of write current		0.06	0.2	μs
	Write to Read	R/W to 90% of 100 mV Read signal envelope		0.1	0.2	μѕ
<u>cs</u>	Unselect to Read	CS to 90% of 100 mV 10 MHz Read signal envelope		0.08	0.2	μs
	Write to Unselect	CS to 10% of write current		0.04	0.2	μs
HS0,1 to	any Head	To 90% of 100 mV 10 MHz Read signal envelope		0.06	0.2	μs
wus	Safe to Unsafe (TD1)	Write mode, loss of WD transitions; Defines max WD period for WUS operation	1.4	2	2.6	μѕ
Unsafe to Safe (TD2)		Fault cleared: from first negative WDI transition		0.17	0.2	μs
Head Cur	rent WD to lx - ly (TD3)	from 50% points Lh = 0, Rh = 0		4.5	7	ns
	Asymmetry	WDI has 1 ns rise/fall time Lh = 0, Rh = 0		0.1	0.5	ns
	Rise/fall Time	10% to 90% points lw = 15 mA, Rh = 0, Lh = 0		1	2	ns
		iw = 10 mA, Rh = 35Ω , Lh = 0.625μ H		3.5	4.5	ns
		lw = 12 mA, Rh = 32Ω , Lh = 0.480μ H		3.0	4.0	ns




FIGURE 1: 32R2502R Write Mode Timing Diagram


3B-132

8253965 0014290 147 🚥

PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



Advance information: Indicates a product still in the design cycle, and any specifications are based on design goals only. Do not use for final design.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX (714) 573-6914

01/05/96- rev.

3B-133

©1995 Silicon Systems, Inc.

8253965 0014291 083 📟