

**MITSUBISHI <DIGITAL ASSP>**  
**M74HC244-1P/FP**

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**DESCRIPTION**

The M74HC244-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

**FEATURES**

- High-fanout 3-state output : ( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed : 9ns typ. ( $C_L=50\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation :  $25\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin : 30% of  $V_{CC}$ , min ( $V_{CC}=4.5, 6\text{V}$ )
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range :  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range :  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

**FUNCTION**


Use of silicon gate technology allows the M74HC244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC244-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\bar{E}$  is low and input A or B is low, output Y will be set low. However, if A or B is high, then Y will be set high. When  $\bar{E}$  is high, all outputs within the block will become high-impedance state, irrespective A or B. All eight buffer circuits can be controlled simultaneously by connecting  $E\bar{A}$  and  $\bar{E}B$ .

**PIN CONFIGURATION (TOP VIEW)**



**LOGIC DIAGRAM (EACH BUFFER)**



**FUNCTION TABLE (Note 1)**

Inputs		output
A, B	$E\bar{A}, \bar{E}B$	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance  
X : Irrelevant

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7.0$	V
$V_i$	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
$V_o$	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
$I_{IK}$	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
$I_o$	Output current		$\pm 50$	mA
$I_{CC}$	Supply/GND current	$V_{CC}, \text{GND}$	$\pm 200$	mA
$P_d$	Power dissipation	(Note 2)	500	mW
$T_{stg}$	Storage temperature		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC244-1FP ;  $T_a = -40 \sim +75^\circ\text{C}$  and  $T_a = 75 \sim 85^\circ\text{C}$  are derated at  $-7\text{mW}/^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	2		6	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input rise time, fall time	$V_{CC} = 2.0V$	0	500	ns/V
		$V_{CC} = 4.5V$	0	50	
		$V_{CC} = 6.0V$	0	30	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25 $^\circ\text{C}$			$-40 \sim +85^\circ\text{C}$		
				Min	Typ	Max	Min		Max
$V_{IH}$	High-level input voltage	$V_o = V_{CC} - 0.1V$ $I_o = 20\mu A$	2.0	1.5				V	
			4.5	3.15					
			6.0	4.2					
$V_{IL}$	Low-level input voltage	$V_o = 0.1V, V_{CC} = 0.1V$ $I_o = 20\mu A$	2.0			0.5	0.5	V	
			4.5			1.35	1.35		
			6.0			1.8	1.8		
$V_{OH}$	High-level output voltage	$V_i = V_{IL}, V_{IH}$	$I_{OH} = -20\mu A$	2.0	1.9		1.9	V	
			$I_{OH} = -20\mu A$	4.5	4.4		4.4		
			$I_{OH} = -20\mu A$	6.0	5.9		5.9		
			$I_{OH} = -24mA$	4.5	3.83		3.70		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$	2.0		0.1	0.1	V	
			$I_{OL} = 20\mu A$	4.5		0.1	0.1		
			$I_{OL} = 20\mu A$	6.0		0.1	0.1		
			$I_{OL} = 24mA$	4.5		0.44	0.53		
$I_{IH}$	High-level input current	$V_i = 6V$	6.0		0.1		$\mu A$		
$I_{IL}$	Low-level input current	$V_i = 0V$	6.0		-0.1		$\mu A$		
$I_{OZH}$	Off state high-level output current	$V_i = V_{IH}, V_{IL}, V_o = V_{CC}$	6.0		0.5		$\mu A$		
$I_{OZL}$	Off state low-level output current	$V_i = V_{IH}, V_{IL}, V_o = \text{GND}$	6.0		-0.5		$\mu A$		
$I_{CC}$	Static supply current	$V_i = V_{CC}, \text{GND}, I_o = 0\mu A$	6.0		5.0		$\mu A$		

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-to high-level and high-to low-level output transition time	$C_L=50pF$ (Note 4)			10	ns
$t_{THL}$					10	
$t_{PLH}$	Low-to high-level and high-to low-level output propagation time (A-YA, B-YB)	$C_L=50pF$ (Note 4)			15	ns
$t_{PHL}$					15	
$t_{PLZ}$	Low-level and high-level output disable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=5pF$ (Note 4)			18	ns
$t_{PHZ}$					18	
$t_{PZL}$	Low-level and high-level output enable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=50pF$ (Note 4)			20	ns
$t_{PZH}$					20	

**SWITCHING CHARACTERISTICS** ( $V_{CC}=2\sim 6V$ ,  $T_A=-40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits					Unit	
			$V_{CC}(V)$	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
$t_{TLH}$	Low-to high-level and high-to low-level output transition time	$C_L=50pF$ (Note 4)	2.0	13	60		75	ns	
			4.5	5	12		15		
			6.0	4	10		13		
$t_{THL}$	output transition time	$C_L=50pF$ (Note 4)	2.0	18	60		75	ns	
			4.5	4	12		15		
			6.0	4	10		13		
$t_{PLH}$	Low-to high-level and high-to low-level output propagation time (A-YA, B-YB)	$C_L=50pF$ (Note 4)	2.0	24	80		100	ns	
			4.5	8	16		20		
			6.0	7	14		17		
$t_{PHL}$	output propagation time (A-YA, B-YB)	$C_L=50pF$ (Note 4)	2.0	22	80		100	ns	
			4.5	8	16		20		
			6.0	7	14		17		
$t_{PLZ}$	Low-level and high-level output disable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=50pF$ (Note 4)	2.0	12	105		130	ns	
			4.5	6	21		26		
			6.0	5	18		22		
$t_{PHZ}$	output enable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=50pF$ (Note 4)	2.0	16	105		130	ns	
			4.5	9	21		26		
			6.0	8	18		22		
$t_{PZL}$	Low-level and high-level output enable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=50pF$ (Note 4)	2.0	21	105		130	ns	
			4.5	7	21		26		
			6.0	6	18		22		
$t_{PZH}$	output enable time ( $\overline{EA}-YA$ , $\overline{EB}-YB$ )	$C_L=50pF$ (Note 4)	2.0	24	105		130	ns	
			4.5	8	21		26		
			6.0	7	18		22		
$C_I$	Input capacitance					10	pF		
$C_O$	Off-state output capacitance	$EA=V_{CC}$ , $EB=V_{CC}$				15	pF		
$C_{PD}$	Power dissipation capacitance (Note 3)			42.4			pF		

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during operation under no-load condition is calculated using the following formula :  
 $P_D=C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

Note 4 : Test Circuit





Parameter	SW
$t_{TLH}, t_{THL}$	Open
$t_{PLH}, t_{PHL}$	Closed
$t_{PLZ}$	Open
$t_{PHZ}$	Closed
$t_{PZL}$	Closed
$t_{PZH}$	Open

- The pulse generator (PG) has the following characteristics (10%~90%) :  $t_r=3ns$ ,  $t_f=3ns$
- The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

**OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER**

**TIMING DIAGRAM**



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS  
**PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52



MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm





TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm



6249827 MITSUBISHI (DGTL LOGIC)


91D 12853 D T90-20



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.