

MITSUBISHI <DIGITAL ASSP>
M74HC244-1P/FP

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

DESCRIPTION

The M74HC244-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

FEATURES

- High-fanout 3-state output : ($I_{OL}=24\text{mA}$, $I_{OH}=-24\text{mA}$)
- High-speed : 9ns typ. ($C_L=50\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation : $25\mu\text{W}/\text{package}$, max
($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin : 30% of V_{CC} , min ($V_{CC}=4.5, 6\text{V}$)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range : $T_a=-40\sim +85^\circ\text{C}$

APPLICATION


General purpose, for use in industrial and consumer digital equipment.

FUNCTION


Use of silicon gate technology allows the M74HC244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC244-1 consists of two independent blocks with each block containing four buffers.

When enable input $\bar{E}$ is low and input A or B is low, output Y will be set low. However, if A or B is high, then Y will be set high. When $\bar{E}$ is high, all outputs within the block will become high-impedance state, irrespective A or B. All eight buffer circuits can be controlled simultaneously by connecting $\bar{E}A$ and $\bar{E}B$.

PIN CONFIGURATION (TOP VIEW)



LOGIC DIAGRAM (EACH BUFFER)



FUNCTION TABLE (Note 1)

Inputs		output
A, B	$\bar{E}A, \bar{E}B$	YA, YB
L	L	L
H	L	H
X	H	Z

Note 1 : Z : High impedance
X : Irrelevant

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

ABSOLUTE MAXIMUM RATINGS (Ta=−40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Supply voltage		−0.5~+7.0	V
Vi	Input voltage		−0.5~VCC+0.5	V
Vo	Output voltage		−0.5~VCC+0.5	V
IiK	Input protection diode current	Vi<0V	−20	mA
		Vi>VCC	20	
IoK	Output parasitic diode current	Vo<0V	−20	mA
		Vo>VCC	20	
Io	Output current		±50	mA
ICC	Supply/GND current	VCC, GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		−65~+150	°C

Note 2 : M74HC244-1FP ; Ta=−40~+75°C and Ta=75~85°C are derated at −7mW/°C

RECOMMENDED OPERATING CONDITIONS (Ta=−40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
VCC	Supply voltage	2		6	V
Vi	Input voltage	0		VCC	V
Vo	Output voltage	0		VCC	V
Topr	Operating temperature	−40		+85	°C
tr, tf	Input rise time, fall time	VCC=2.0V	0	500	ns/V
		VCC=4.5V	0	50	
		VCC=6.0V	0	30	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			V _{CC} (V)	25℃			−40~+85℃		
				Min	Typ	Max	Min	Max	
V _{IH}	High-level input voltage	V _O =V _{CC} −0.1V I _O =20μA	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		V
V _{IL}	Low-level input voltage	V _O =0.1V, V _{CC} −0.1V I _O =20μA	2.0 4.5 6.0			0.5 1.35 1.8		0.5 1.35 1.8	V
V _{OH}	High-level output voltage	V _I =V _{IL} , V _{IH}	I _{OH} =−20μA I _{OH} =−20μA I _{OH} =−20μA I _{OH} =−24mA	2.0 4.5 6.0 4.5	1.9 4.4 5.9 3.83		1.9 4.4 5.9 3.70		V
V _{OL}	Low-level output voltage	V _I =V _{IH} , V _{IL}	I _{OL} =20μA I _{OL} =20μA I _{OL} =20μA I _{OL} =24mA	2.0 4.5 6.0 4.5		0.1 0.1 0.1 0.44		0.1 0.1 0.1 0.53	V
I _{IH}	High-level input current	V _I =6V	6.0			0.1		1.0	μA
I _{IL}	Low-level input current	V _I =0V	6.0			−0.1		−1.0	μA
I _{OZH}	Off state high-level output current	V _I =V _{IH} , V _{IL} , V _O =V _{CC}	6.0			0.5		5.0	μA
I _{OZL}	Off-state low-level output current	V _I =V _{IH} , V _{IL} , V _O =GND	6.0			−0.5		−5.0	μA
I _{CC}	Static supply current	V _I =V _{CC} , GND, I _O =0μA	6.0			5.0		50.0	μA

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

SWITCHING CHARACTERISTICS ($V_{CC}=5V$, $T_a=25^\circ C$)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{TLH}	Low-to high-level and high-to low-level output transition time	$C_L=50pF$ (Note 4)			10	ns
t_{THL}	transition time				10	ns
t_{PLH}	Low-to high-level and high-to low-level output propagation time (A—YA, B—YB)				15	ns
t_{PLZ}	Low-level and high-level output disable time	$C_L=5pF$ (Note 4)			18	ns
t_{PHZ}	($\overline{EA}$ —YA, $\overline{EB}$ —YB)				18	ns
t_{PZL}	Low-level and high-level output enable time	$C_L=50pF$ (Note 4)			20	ns
t_{PZH}	($\overline{EA}$ —YA, $\overline{EB}$ —YB)				20	ns


SWITCHING CHARACTERISTICS ($V_{CC}=2\sim 6V$, $T_a=-40\sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits						Unit
			V _{CC} (V)	25℃			-40~+85℃		
				Min	Typ	Max	Min	Max	
t _{TLH}	Low-to high-level and high-to low-level output transition time	C _L =50pF (Note 4)	2.0		13	60		75	ns
			4.5		5	12		15	
			6.0		4	10		13	
t _{THL}	output transition time		2.0		18	60		75	ns
			4.5		4	12		15	
			6.0		4	10		13	
t _{PLH}	Low-to high-level and high-to low-level output propagation time (A—YA, B—YB)		2.0		24	80		100	ns
			4.5		8	16		20	
			6.0		7	14		17	
t _{PHL}	output propagation time (A—YA, B—YB)		2.0		22	80		100	ns
			4.5		8	16		20	
			6.0		7	14		17	
t _{PLZ}	Low-level and high-level output disable time		2.0		12	105		130	ns
			4.5		6	21		26	
			6.0		5	18		22	
t _{PHZ}	(A—YA, B—YB)		2.0		16	105		130	ns
			4.5		9	21		26	
			6.0		8	18		22	
t _{PZL}	Low-level and high-level output enable time		2.0		21	105		130	ns
			4.5		7	21		26	
			6.0		6	18		22	
t _{PZH}	(A—YA, B—YB)		2.0		24	105		130	ns
			4.5		8	21		26	
			6.0		7	18		22	
C _I	Input capacitance				10		10	pF	
C _O	Off-state output capacitance	EA=V _{CC} , EB=V _{CC}				15		15	pF
C _{PD}	Power dissipation capacitance (Note 3)				42.4				pF

Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during operation under no-load condition is calculated using the following formula :

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$

Note 4 : Test Circuit





Parameter	SW
t_{TLH}, t_{THL}	Open
t_{PLH}, t_{PHL}	Closed
t_{PLZ}	Open
t_{PHZ}	Closed
t_{PZL}	Open
t_{PZH}	Closed

- The pulse generator (PG) has the following characteristics (10%~90%) : $t_r=3ns$, $t_f=3ns$
- The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

TIMING DIAGRAM






**MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12849 D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



6249827 MITSUBISHI (DCTL LOGIC)



TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 24P4D 24-PIN MOLDED PLASTIC DIP

Dimension in mm





**mitsubishi HIGH SPEED CMOS
PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm




TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm






TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm






TYPE 14P2P 14-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



TYPE 16P2P 16-PIN MOLDED PLASTIC SOP(JEDEC 150mil body)

Dimension in mm



PACKAGE OUTLINES

91D 12854 D T-90-20

