


DESCRIPTION

The HY63V8100 is a 1,048,576 -bits high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The HY63V8100 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

FEATURES

- High speed - 20/25/30ns
- Low power consumption
 - HY63V8100AS
 - Active : 100mA (max.)
 - Standby (TTL) : 35mA (max.)
 - (CMOS) : 1mA (max.)
 - HY63V8100AL
 - Active : 100mA (max.)
 - Standby (TTL) : 35mA (max.)
 - (CMOS) : 50µA (max.)
- Single 3.3V±10% power supply
- TTL compatible inputs and outputs
- 32 pin 400 mil SOJ (Revolutionary)
- 32 pin 400 mil TSOP-II


PIN CONNECTION



PIN DESCRIPTION

Pin Name	Pin Function
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
A0-A15	Address Inputs
I/O1-I/O8	Data Input/Output
Vcc	Power(+3.3V)
Vss	Ground

BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1DG03-22-MAY95

4675088 0006197 522

185

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.3 to 4.6	V
T _A	Operating Temperature	0 to 70	°C
T _{BIAS}	Temperature Under Bias	-10 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
P _D	Power Dissipation	1.0	W
I _{OUT}	Data Output Current	50	mA
T _{SOLDER}	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Power Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	-	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	-	0.8	V

Note:

1. V_{IL} = -3.0V for pulse width less than 10ns

TRUTH TABLE

MODE	I/O OPERATION	\overline{CS}	WE	OE
Standby	High-Z	H	X	X
Output Disabled	High-Z	L	H	H
Read	Data out	L	H	L
Write	Data in	L	L	X

Note:

1. X= Don't Care

■ 4675088 0006198 469 ■

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 3.3V± 10%, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC}		-1	-	1	μA
I _{LO}	Output Leakage Current	V _{SS} ≤ V _{OUT} ≤ V _{CC} CS = V _{IH} or OE = V _{IH} or WE = V _{IL}		-1	-	1	μA
I _{CC1}	Average Operating Current	CS = V _{IL} , I _{VO} = 0mA Min. Duty Cycle = 100%	20ns	-	-	100	mA
			25ns	-	-	100	mA
			30ns	-	-	90	mA
I _{SB}	TTL Standby Current (TTL Inputs)	CS = V _{IH} , V _{IN} = V _{IH} or V _{IL} , Min. Cycle		-	-	35	mA
I _{SB1}	CMOS Standby Current (CMOS Inputs)	CS ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V		-	-	1	mA
			L	-	20	50	μA
V _{OL}	Output Low Voltage	I _{OL} = 8.0mA		-	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = - 4.0mA		2.4	-	-	V

Note:

1. Typical values are at VCC=3.3V, T=25°C

■ 4675088 0006199 3T5 ■

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=3.3V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	20		25		30		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE									
1	tRC	Read Cycle Time	20	-	25	-	30	-	ns
2	tAA	Address Access Time	-	20	-	25	-	30	ns
3	tACS	Chip Select Access Time	-	20	-	25	-	30	ns
4	tOE	Output Enable to Output Valid	-	10	-	13	-	15	ns
5	tCLZ	Chip Select to Low -Z Output	5	-	5	-	5	-	ns
6	tOLZ	Output Enable to Low-Z Output	5	-	5	-	5	-	ns
7	tCHZ	Chip Disable to High -Z Output	0	10	0	10	0	10	ns
8	tOHZ	Output Disable to High -Z Output	0	10	0	10	0	10	ns
9	tOH	Output Hold from Address Change	5	-	5	-	5	-	ns
WRITE CYCLE									
10	tWC	Write Cycle Time	20	-	25	-	30	-	ns
11	tCW	Chip Select to End of Write	15	-	18	-	20	-	ns
12	tAW	Address Valid to End of Write	15	-	18	-	20	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	ns
14	tWP	Write Pluse Width	15	-	18	-	20	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	ns
16	tWHZ	Write to High-Z Output	0	10	0	10	0	10	ns
17	tdW	Data to Write Time Overlap	12	-	15	-	17	-	ns
18	tdH	Data Hold from Write Time	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	5	-	5	-	5	-	ns

■ 4675088 0006200 947 ■


AC TEST CONDITIONS

(TA=0°C to 70°C, VCC=3.3V ±10%, unless otherwise specified.)


PARAMETER	VALUE
Input Pulse Level	0V to 2.8V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.4V
Output Load	See below

AC TEST LOADS

Output Load (A)



Output Load (B)
(for tCHZ,tCLZ,tOLZ,tOHZ,tWHZ & tow)



Note:
1. Including jig and scope capacitance.

CAPACITANCE

(TA=25°C, f= 1MHz)


SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
Ci/O	Input/Output Capacitance	VIO=0V	10	pF

Note:
1. This parameter is sampled and not 100% tested.

4675088 0006201 883

TIMING DIAGRAM


READ CYCLE1



Note (READ CYCLE):

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. WE is high for read cycle.


READ CYCLE2




Note(READ CYCLE):

1. WE is high for read cycle.
2. Device is continuously selected CS=VIL.
3. OE=VIL.

WRITE CYCLE 1 (\overline{OE} Low Clocked)



WRITE CYCLE 2 (\overline{OE} Low Fixed)



4675088 0006203 656

Note (WRITE CYCLE):

1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low, and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
2. t_{cw} is measured from the later of \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
5. If \overline{OE} and \overline{WE} are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
7. D_{OUT} is the same phase of latest written data in this write cycle.
8. D_{OUT} is the read data of the new address.

■ 4675088 0006204 592 ■

DATA RETENTION CHARACTERISTICS (L Version)


(TA=0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP.	MAX.	UNIT
VDR	VCC for Data Retention	$\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$		2.0	-	-	V
ICDDR	Data Retention Current	$V_{CC}=3.0V$ $\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$	L	-	10	50	μA
tCDR	Chip Disable to Data Retention Time	See Data Retention Timing Diagram		0	-	-	ns
tR	Operating Recovery Time		tRC ⁽²⁾	-	-	-	ns

Notes:

1. Typical values are at the condition of TA=25°C.
2. tRC is read cycle time.


DATA RETENTION TIMING DIAGRAM 1




4675088 0006205 429

PACKAGE INFORMATION

400 mil 32 pin Small Outline J-Form Package (J)



400 mil 32 pin Plastic Thin Small Outline Package (T2)



■ 4675088 0006206 365 ■

ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY63V8100AJ	20/25/30		SOJ
HY63V8100ALJ	20/25/30	L-part	SOJ
HY63V8100AT2	20/25/30		TSOP-II
HY63V8100ALT2	20/25/30	L-part	TSOP-II
HY63V8100AR2	20/25/30		TSOP-II(R)
HY63V8100ALR2	20/25/30	L-part	TSOP-II(R)