

# Am29C52A

CMOS Eight-Bit Bidirectional I/O Port



PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- **Low Power**
  - The CMOS Am29C52A is a plug-in replacement for the Am2952A. The Am29C52A dissipates less than 20% of the power of its equivalent bipolar part.
- **Am29C52A-1 faster speed-select version**
- **Eight-Bit, Bidirectional I/O Port**
  - Two eight-bit, back-to-back registers store data moving in both directions between two bidirectional buses.
- **Separate Clock, Clock Enable and Three-State Output Enable for Each Register**
- **24 mA Output Current Sink Capability**
- **24-pin Slim Package; 28-pin PLCC**

## GENERAL DESCRIPTION

The Am29C52A, a member of Advanced Micro Devices' Am2900 Family, is designed for use as a parallel data I/O port. Two eight-bit, back-to-back registers store data moving in both directions between two bidirectional, three-state buses.


Considerable flexibility is designed into the Am29C52A. Separate Clock, Clock Enable and Three-State Output

Enable signals are provided for each register, and edge-sensitive clear inputs are provided for each flag flip-flop. A number of these circuits can be used for wider I/O ports.

Twenty-four mA output current sink capability, sufficient for most three-state buses, is provided by the Am29C52A.

The Am29C52A features AMD's advanced CMOS processing. It is a plug-in replacement for the Am2952A.

## BLOCK DIAGRAM



BD002371

Publication #	Rev.	Amendment
10830	A	/0
Issue Date: May 1989		


Am29C52A

Advanced Micro Devices

## RELATED AMD PRODUCTS


Part No.	Description
Am27S35A	1024 X 8 Registered PROM
Am2904	Status and Shift Controller
Am29C10A	CMOS Microprogram Controller
Am29C101	CMOS 16-Bit Microprocessor Slice
Am29C111	CMOS 16-Bit Microsequencer
Am29C116	CMOS 16-Bit Microsequencer
Am2914	Vectored Interrupt Controller
Am2918	Pipeline Register
Am2922	Condition Code Mux
Am2925	Clock Generator
Am29C331	CMOS 16-Bit Microprogram Sequencer
Am2940	DMA Address Generator
Am29C50A	CMOS 8-Bit Bidirectional I/O Port with Handshake
Am29800A	High-Performance Bus Interface Family
Am29C800	High-Performance CMOS Bus Interface Family
Am29818A	SSR™ Diagnostics/Pipeline Register

# **CONNECTION DIAGRAMS** **Top View**



Note: Pin 1 is marked for orientation.

## **LOGIC SYMBOL**




## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



Valid Combinations	
AM29C52A	PC, DC, JC
AM29C52A-1	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## MILITARY ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations	
AM29C52A	/BLA
AM29C52A-1	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests include Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

## PIN DESCRIPTION

### **A<sub>0</sub> – A<sub>7</sub> Address I/O Lines (Input/Output)**

Eight bidirectional lines carrying the R Register inputs or S Register outputs.

### **B<sub>0</sub> – B<sub>7</sub> Address I/O Lines (Input/Output)**

Eight bidirectional lines carrying the S Register inputs or R Register outputs.

### **$\overline{CE}_R$ Clock Enable – R Register (Input)**

The clock enable for the R Register. When  $\overline{CE}_R$  is LOW, data is entered into the R Register on the LOW-to-HIGH transition of the  $CP_R$  signal. When  $\overline{CE}_R$  is HIGH, the R Register holds its contents, regardless of  $CP_R$  signal transitions.

### **$\overline{CE}_S$ Clock Enable – S Register (Input)**

The clock enable for the S Register. When  $\overline{CE}_S$  is LOW, data is entered into the S Register on the LOW-to-HIGH transition of the  $CP_S$  signal. When  $\overline{CE}_S$  is HIGH, the S Register holds its contents, regardless of  $CP_S$  signal transitions.

### **$CP_R$ Clock – R Register (Input)**

The clock for the R Register. When  $\overline{CE}_R$  is LOW, data is entered into the R Register on the LOW-to-HIGH transition of the  $CP_R$  signal.

### **$CP_S$ Clock – S Register (Input)**

The clock for the S Register. When  $\overline{CE}_S$  is LOW, data is entered into the S Register on the LOW-to-HIGH transition of the  $CP_S$  signal.

### **$\overline{OE}_{AS}$ Output Enable – S Register (Input)**

The output enable for the S Register. When  $\overline{OE}_{AS}$  is LOW, the S Register three-state outputs are enabled onto the A<sub>0</sub> – A<sub>7</sub> lines. When  $\overline{OE}_{AS}$  is HIGH, the S Register outputs are in the high-impedance state.

### **$\overline{OE}_{BR}$ Output Enable – R Register (Input)**

The output enable for the R Register. When  $\overline{OE}_{BR}$  is LOW, the R Register three-state outputs are enabled onto the B<sub>0</sub> – B<sub>7</sub> lines. When  $\overline{OE}_{BR}$  is HIGH, the R Register outputs are in the high-impedance state.

**REGISTER FUNCTION TABLE**  
(Applies to R or S Register)

Inputs			Internal Q	Function
D	CP	$\overline{CE}$		
X	X	H	NC	Hold Data
L	↑	L	L	Load Data
H	↑	L	H	

H = HIGH

L = LOW

X = Don't care

Z = High Impedance

NC = No Change

↑ = LOW-to-HIGH transition

**OUTPUT CONTROL**

$\overline{OE}$	Internal Q	Y-Outputs	Function
		Am29C52A	
H	X	Z	Disable Outputs
L	L	L	Enable Outputs
L	H	H	

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature Under Bias ..... -55°C to +125°C  
 Supply Voltage to Ground Potential  
     Continuous ..... -0.3 V to +7.0 V  
 DC Voltage Applied to Outputs For  
     High Output State ..... -0.3 V to +V<sub>CC</sub> + 0.3 V  
 DC Input Voltage ..... -0.3 V to +5.5 V + 0.3 V  
 DC Output Current, Into Outputs ..... 30 mA  
 DC Input Current ..... -10 mA to +10 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) ..... 0°C to +70°C

Supply Voltage (V<sub>CC</sub>) ..... +4.5 V to +5.5 V

Military\* (M) Devices

Ambient Temperature (T<sub>A</sub>) ..... -55°C to +125°C

Supply Voltage (V<sub>CC</sub>) ..... +4.5 V to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

### Package Thermal Resistance (Typical)

Symbol	CD3024	PD3024	PL 028	Units
$\theta_{JA}$	58	57	76	°C/W
$\theta_{JC}$	10	NA	NA	°C/W

\*Military Product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	A <sub>0-7</sub> , B <sub>0-7</sub>	MIL, I <sub>OH</sub> = -2 mA COM'L, I <sub>OL</sub> = -6.5 mA	2.4 2.4	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	A <sub>0-7</sub> , B <sub>0-7</sub>	MIL, I <sub>OL</sub> = 16 mA COM'L, I <sub>OL</sub> = 24 mA	0.5 0.5	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0	V
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	V
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.5	V
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.5 V			-10	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			10	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V			10	μA
I <sub>O</sub>	Output Off-State Leakage Current	V <sub>CC</sub> = Max.	A <sub>0-7</sub> , B <sub>0-7</sub>	V <sub>O</sub> = 2.4 V V <sub>O</sub> = 0.4 V	10 -10	μA
I <sub>CC</sub>	Static Power Supply Current (Notes 2 & 3)	V <sub>CC</sub> = Max. I <sub>O</sub> = 0 μA	COM'L T <sub>A</sub> = 0 to +70°C  MIL T <sub>A</sub> = -55 to +125°C	(Note 4) TTL V <sub>IN</sub> = 0.5 V or 2.4 V  (Note 4) TTL V <sub>IN</sub> = 0.5 V or 2.4 V	30 35	mA
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)					

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

2. I<sub>CC</sub> is measured with all inputs at 4.5 V and all outputs open.

3. Worst case I<sub>CC</sub> is at minimum temperature.

4. C<sub>PD</sub> determines the dynamic current consumption:

$I_{CC} \text{ (Total)} = I_{CC} \text{ (Static)} + (C_{PD} + nC_L) \frac{f}{2}$  where f is the clock frequency, C<sub>L</sub> is the output load capacitance, and n is the number of loads.

### CAPACITANCE\*





Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
C <sub>I</sub>	Input Capacitance	f = 1 MHz, T <sub>A</sub> = 25°C		.0	μF
C <sub>O</sub>	Output Capacitance	V <sub>CC</sub> = 4.5 V to 5.5 V		.0	μF

\* These capacitances are tested on a sample basis.

**Am29C52A**

The tables below define the Am29C52A switching characteristics. Tables A are setup and hold times relative to a clock LOW-to-HIGH transition. Tables B are propagational delays. Tables C are pulse-width requirements. Tables D are enable/disable times. All measurements are made at 1.5 V output level. All values are in ns with  $R_L$  on  $A_i$  and  $B_i = 220 \Omega$  and  $R_L$  on FS and FR =  $300 \Omega$ .  $C_L = 50$  pF except output disable times which are specified at  $C_L = 5$  pF, measured to 0.5 V change of output voltage level.



**A. Setup and Hold Times**

Input	With Respect To	$t_s$	$t_h$
$A_{0-7}$	CPR 	11(4)	3(5)
$B_{0-7}$	CPS 	11	3
$\overline{CES}$	CPS 	9	2
$\overline{CER}$	CPR 	9(2)	2(3)

**C. Pulse-Width Requirements**

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	10	10
CPR	10	10(1)

**B. Propagation Delays**





Input	$A_{0-7}$	$B_{0-7}$
CPS 	20	—
CPR 	—	20(8)

**D. Enable/Disable Times**

From	To	Disable	Enable
$\overline{OEAS}$	$A_{0-7}$	20	20
$\overline{OEBR}$	$B_{0-7}$	20(7)	20(6)

**Note:** Waveform reference numbers in parentheses.



**Am29C52A-1**
**A. Setup and Hold Times**

Input	With Respect To	$t_s$	$t_h$
$A_{0-7}$	CPR 	10(4)	3(5)
$B_{0-7}$	CPS 	10	3
$\overline{CES}$	CPS 	8	2
$\overline{CER}$	CPR 	8(2)	2(3)

**C. Pulse-Width Requirements**

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	10	10
CPR	10	10(1)

**B. Propagation Delays**

Input	$A_{0-7}$	$B_{0-7}$
CPS 	16	—
CPR 	—	16(8)

**D. Enable/Disable Times**

From	To	Disable	Enable
$\overline{OEAS}$	$A_{0-7}$	18	18
$\overline{OEBR}$	$B_{0-7}$	18(7)	18(6)





**Note:** Waveform reference numbers in parentheses.



**SWITCHING CHARACTERISTICS** over **Military** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

## Am29C52A

### A. Setup and Hold Times



Input	With Respect To	$t_s$	$t_h$
A <sub>0-7</sub>	CPR 	11(4)	3(5)
B <sub>0-7</sub>	CPS 	11	3
$\overline{CE}S$	CPS 	9	2
$\overline{CE}R$	CPR 	9(2)	2(3)

### C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	10	10
CPR	10	10(1)

**Note:** Waveform reference numbers in parentheses.

### B. Propagation Delays





Input	A <sub>0-7</sub>	B <sub>0-7</sub>
CPS 	20	—
CPR 	—	20(8)

### D. Enable/Disable Times

From	To	Disable	Enable
$\overline{OE}AS$	A <sub>0-7</sub>	20	20
$\overline{OE}BR$	B <sub>0-7</sub>	20(7)	20(6)

## Am29C52A-1

### A. Setup and Hold Times



Input	With Respect To	$t_s$	$t_h$
A <sub>0-7</sub>	CPR 	10(4)	3(5)
B <sub>0-7</sub>	CPS 	10	3
$\overline{CE}S$	CPS 	8	2
$\overline{CE}R$	CPR 	8(2)	2(3)

### C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	10	10
CPR	10	10(1)

**Note:** Waveform reference numbers in parentheses.

### B. Propagation Delays

Input	A <sub>0-7</sub>	B <sub>0-7</sub>
CPS 	16	—
CPR 	—	16(8)



### D. Enable/Disable Times

From	To	Disable	Enable
$\overline{OE}AS$	A <sub>0-7</sub>	18	18
$\overline{OE}BR$	B <sub>0-7</sub>	18(7)	18(6)

# SWITCHING WAVEFORMS

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE, ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE




Note: Waveforms apply to both S and R registers.


WF024460

Write and Read

## SWITCHING TEST CIRCUITS



$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + \frac{V_{OL}}{1K}}$$



$$R_2 = \frac{2.4 V}{I_{OH}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{I_{OL} + \frac{V_{OL}}{R_2}}$$

### A. Three-State Outputs

### B. Normal Outputs

- Notes:
1.  $C_L = 50$  pF includes scope probe, wiring and stray capacitances without device in test fixture.
  2.  $S_1, S_2, S_3$  are closed during function tests and all AC tests except output enable tests.
  3.  $S_1$  and  $S_3$  are closed while  $S_2$  is open for  $t_{pZH}$  test.  
 $S_1$  and  $S_2$  are closed while  $S_3$  is open for  $t_{pZL}$  test.
  4.  $C_L = 5.0$  pF for output disable tests.

### TEST OUTPUT LOADS FOR Am29C52A

Pin# (DIP)	Pin Label	Test Circuit	$R_1$	$R_2$
16-23	A0-7	A	220	1K
1-8	B0-7	A	220	1K

For additional information on testing, see section  
 "Guidelines on Testing Am2900 Family Devices."

## TEST PHILOSOPHY AND METHODS

The following eight points describe AMD's philosophy for high volume, high speed automatic testing.

1. Ensure that the part is adequately decoupled at the test head. Large changes in  $V_{CC}$  current as the device switches may cause erroneous function failures due to  $V_{CC}$  changes.
2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
3. Do not attempt to perform threshold tests at high speed. Following an output transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
4. Use extreme care in defining point input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{IL} \leq 0$  V and  $V_{IH} \geq 3.0$  V for AC tests.
5. To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
6. Capacitive Loading for AC Testing.

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters which call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements ( $I_{OH}$ ,  $I_{OL}$  for example) have already been taken and are within spec. In some cases, special DC tests are performed in order to facilitate this correlation.

### 7. Threshold Testing



The noise associated with automatic testing (due to the long, inductive cables) and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high speed circuits. These oscillations are not indicative of a reject device, but instead of an overtaxed test system. To minimize this problem, thresholds are tested at least once for each input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" put levels rather than at  $V_{IL}$  Max. and  $V_{IH}$  Min.

### 8. AC Testing

Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer by using precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.


In some cases, certain AC tests are redundant, since they can be shown to be predicted by some other tests which have already been performed. In these cases, the redundant tests are not performed.

## INPUT/OUTPUT CIRCUIT DIAGRAMS




# PHYSICAL DIMENSIONS\*

## PD3024



PID # 07089D

## CD3024




PID# 06850C

PID # 06850C

\*For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Space Centering.

# PHYSICAL DIMENSIONS (Cont'd.)

PL 028



PID # 06751E

**North American**

ALABAMA	(205) 882-9122
ARIZONA	(602) 242-4400
CALIFORNIA	
Culver City	(213) 645-1524
Newport Beach	(714) 752-6262
Roseville	(916) 786-6700
San Diego	(619) 560-7030
San Jose	(408) 452-0500
Woodland Hills	(818) 992-4155
CANADA, Ontario	
Kanata	(613) 592-0060
Willowdale	(416) 224-5193
COLORADO	(303) 741-2900
CONNECTICUT	(203) 264-7800
FLORIDA	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 776-2001
Orlando	(407) 830-8100
GEORGIA	(404) 449-7920
ILLINOIS	
Chicago	(312) 773-4422
Naperville	(312) 505-9517
KANSAS	(913) 451-3115
MARYLAND	(301) 796-9310
MASSACHUSETTS	(617) 273-3970
MICHIGAN	(313) 347-1522
MINNESOTA	(612) 938-0001
NEW JERSEY	
Cherry Hill	(609) 662-2900
Parsippany	(201) 299-0002
NEW YORK	
Liverpool	(315) 457-5400
Poughkeepsie	(914) 471-8180
Rochester	(716) 272-9020
NORTH CAROLINA	(919) 878-8111
OHIO	
Columbus	(614) 891-6455
Dayton	(513) 439-0470
OREGON	(503) 245-0080
PENNSYLVANIA	(215) 398-8006
SOUTH CAROLINA	(803) 772-6760
TEXAS	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 785-9001

**International**

BELGIUM, Bruxelles	TEL (02) 771-91-42
	FAX (02) 762-37-12
	TLX 846-61028
FRANCE, Paris	TEL (1) 49-75-10-10
	FAX (1) 49-75-10-13
	TLX 263282
WEST GERMANY, Hannover area	TEL (0511) 736085
	FAX (0511) 721254
	TLX 922850
München	TEL (089) 4114-0
	FAX (089) 406490
	TLX 523883
Stuttgart	TEL (0711) 62 33 77
	FAX (0711) 625187
	TLX 721882
HONG KONG	TEL 852-5-8654525
	FAX 852-5-8654335
	TLX 67955AMDPHX
ITALY, Milan	TEL (02) 3390541
	FAX (02) 3533241
	TLX (02) 3498000
	843-315286
JAPAN, Kanagawa	TEL 462-47-2911
	FAX 462-47-1729
Tokyo	TEL (03) 345-8241
	FAX (03) 342-5196
	TLX J24064AMTKOJ
Osaka	TEL 06-243-3250
	FAX 06-243-3253

**International (Continued)**

KOREA, Seoul	TEL 822-784-0030
	FAX 822-784-8014
LATIN AMERICA, Ft. Lauderdale	TEL (305) 484-8600
	FAX (305) 485-9736
	TEL 5109554261 AMDFTL
NORWAY, Hovik	TEL (03) 010156
	FAX (02) 591959
	TLX 79079
SINGAPORE	TEL 65-3481188
	FAX 65-3480161
	TLX 55650 AMDMMI
SWEDEN, Stockholm	TEL (08) 733 03 50
	FAX (08) 733 22 85
	TLX 11602
TAIWAN	TEL 886-2-7213393
	FAX 886-2-7122066
	TLX 886-2-7723422
UNITED KINGDOM, Manchester area	TEL (0925) 828008
	FAX (0925) 827693
	TLX 851-628524
London area	TEL (0483) 740440
	FAX (0483) 756196
	TLX 851-859103

**North American Representatives**

CANADA	
Burnaby, B.C.	
DAVE TEK MARKETING	(604) 430-3680
Calgary, Alberta	
DAVE TEK MARKETING	(403) 291-4984
Kanata, Ontario	
VITEL ELECTRONICS	(613) 592-0060
Mississauga, Ontario	
VITEL ELECTRONICS	(416) 676-9720
Lachine, Quebec	
VITEL ELECTRONICS	(514) 636-5951
IDAHO	
INTERMOUNTAIN TECH MKTG	(208) 888-6071
ILLINOIS	
HEARTLAND TECHNICAL MARKETING	(312) 577-9222
INDIANA	
Huntington - INDIANAPOLIS ELECTRONIC	
MARKETING CONSULTANTS, INC.	(317) 921-3450
IOWA	
LORENZ SALES	(319) 377-4666
KANSAS	
Merriam - LORENZ SALES	(913) 384-6556
Wichita - LORENZ SALES	(316) 721-0500
KENTUCKY	
ELECTRONIC MARKETING	
CONSULTANTS, INC.	(317) 921-3452
MICHIGAN	
Birmingham - MIKE RAICK ASSOCIATES	(313) 644-5040
Holland - COM-TEK SALES, INC	(616) 399-7273
Novi - COM-TEK SALES, INC	(313) 344-1409
MISSOURI	
LORENZ SALES	(314) 997-4558
NEBRASKA	
LORENZ SALES	(402) 475-4660
NEW MEXICO	
THORSON DESERT STATES	(505) 293-8555
NEW YORK	
East Syracuse - NYCOM, INC	(315) 437-8343
Woodbury - COMPONENT	
CONSULTANTS, INC	(516) 364-8020
OHIO	
Centerville - DOLFUSS ROOT & CO	(513) 433-6776
Columbus - DOLFUSS ROOT & CO	(614) 885-4844
Strongsville - DOLFUSS ROOT & CO	(216) 238-0300
PENNSYLVANIA	
DOLFUSS ROOT & CO	(412) 221-4420
PUERTO RICO	
COMP. REP. ASSOCIATES	(809) 746-6550
UTAH, R <sup>2</sup> MARKETING	(801) 595-0631
WASHINGTON	
ELECTRA TECHNICAL SALES	(206) 821-7442
WISCONSIN	
HEARTLAND TECHNICAL MARKETING	(414) 792-0920

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA  
Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450  
APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1989 Advanced Micro Devices, Inc.  
5/16/89

026722 ✓ - R