

16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no.8-1A
- CMOS low power consumption
- Multibyte™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bushold
- Integrated 30 Ω termination resistor

DESCRIPTION

The 74ALVC16244-1 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74ALVC16244-1 is a 16-bit non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1 \overline{OE} and 2 \overline{OE} . A HIGH on n \overline{OE} causes the outputs to assume a high impedance OFF-state. The ALVC16244-1 is designed with 30 Ω series resistors in both HIGH and LOW output states.

FUNCTION TABLE

INPUTS		OUTPUT
n \overline{OE}	nA _n	nY _n
L	L	L
L	H	H
H	X	Z

H = HIGH voltage level
L = LOW voltage level
X = don't care
Z = high impedance OFF-state

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay 1A _n to 1Y _n ; 2A _n to 2Y _n	C _L = 15 pF V _{CC} = 3.3 V	2.1	ns
C _I	input capacitance		3.0	pF
C _{PD}	power dissipation capacitance per buffer	notes 1 and 2	30	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W)
P_D = C_{PD} × V_{CC}² × f_i + Σ (C_L × V_{CC}² × f_o) where:
f_i = input frequency in MHz; C_L = output load capacity in pF;
f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 Σ (C_L × V_{CC}² × f_o) = sum of the outputs.
2. The condition is V_i = GND to V_{CC}

ORDERING INFORMATION





TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74ALVC16244-1DL	48	SSOP48	plastic	SSOP48/SOT370
74ALVC16244-1DGG	48	TSSOP48	plastic	TSSOP48/SOT362

PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1	1 \overline{OE}	'1' output enable input (active LOW)
2, 3, 5, 6	1Y ₀ to 1Y ₃	'1Y' data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	ground (0 V)
7, 18, 31, 42	V _{CC}	positive supply voltage
8, 9, 11, 12	2Y ₀ to 2Y ₃	'2Y' data outputs
13, 14, 16, 17	3Y ₀ to 3Y ₃	'3Y' data outputs
19, 20, 22, 23	4Y ₀ to 4Y ₃	'4Y' data outputs
24	4 \overline{OE}	'4' output enable input (active LOW)
25	3 \overline{OE}	'3' output enable input (active LOW)
30, 29, 27, 26	4A ₀ to 4A ₃	'4A' data inputs
36, 35, 33, 32	3A ₀ to 3A ₃	'3A' data inputs
41, 40, 38, 37	2A ₀ to 2A ₃	'2A' data inputs
47, 46, 44, 43	1A ₀ to 1A ₃	'1A' data inputs
48	2 \overline{OE}	'2' output enable input (active LOW)

16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1



16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1

DC CHARACTERISTICS FOR 74ALVC244-1

For the DC characteristics see chapter "ALVC family characteristics", section "Family specifications".

AC CHARACTERISTICS FOR 74ALVC244-1

GND = 0 V; $t_r = t_f = 2.5$ ns; $C_L = 50$ pF




SYMBOL	PARAMETER	T_{amb} (°C)			UNIT	TEST CONDITIONS	
		MIN.	TYP.	MAX.		V_{CC} (V)	WAVEFORMS
t_{PHL}/t_{PLH}	propagation delay	-	16	-	ns	1.2	Fig. 5
	$1A_n$ to $1Y_n$;	-	-	4.0		2.7	
	$2A_n$ to $2Y_n$	-	2.3*	3.6		3.0 to 3.6	
t_{PZH}/t_{PZL}	3-state output enable time	-	-	-	ns	1.2	Fig. 6
	$1\overline{OE}$ to $1Y_n$;	-	-	5.0		2.7	
	$2\overline{OE}$ to $2Y_n$	-	-	4.7		3.0 to 3.6	
t_{PHZ}/t_{PLZ}	3-state output disable time	-	-	-	ns	1.2	Fig. 6
	$1\overline{OE}$ to $1Y_n$;	-	-	5.2		2.7	
	$2\overline{OE}$ to $2Y_n$	-	-	5.0		3.0 to 3.6	

Notes: All typical values are measured at $T_{amb} = 25$ °C.* Typical values are measured at $V_{CC} = 3.3$ V.

16-bit 30 Ω terminated buffer/line driver; 3-state

74ALVC16244-1

AC WAVEFORMS



- Notes:
- (1) $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7$ V
 $V_M = 1.5$ V at $V_{CC} \geq 2.7$ V
 - (2) $V_x = V_{OL} + 0.3$ V at $V_{CC} \geq 2.7$ V
 $V_x = V_{OL} + 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7$ V
 - (3) $V_y = V_{OH} - 0.3$ V at $V_{CC} \geq 2.7$ V
 $V_y = V_{OH} - 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7$ V
 - (4) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.