


**3SxLC**

**REV2**













<b>BOARD NAME :</b>	<b>SPARTAN 3 EVALUATION BOARD</b>
<b>BOARD PART NUMBER :</b>	<b>DS-BD-3SxLC-PQ208</b>
<b>BOARD REVISION :</b>	<b>2</b>

**VOLTAGE**

**INPUT JACK**



**REGULATION**

**LED**




- FEET**
- NE1 Little Rubber Feet - Thick MOUNT TO BOTTOM AS PER SSS
  - NE2 Little Rubber Feet - Thick MOUNT TO BOTTOM AS PER SSS
  - NE3 Little Rubber Feet - Thick MOUNT TO BOTTOM AS PER SSS
  - NE4 Little Rubber Feet - Thick MOUNT TO BOTTOM AS PER SSS

- MOUNTING HOLES**
- ME6 Mounting Hole (.125)
  - ME7 Mounting Hole (.125)
  - ME8 Mounting Hole (.125)
  - ME9 Mounting Hole (.125)




**BANK 0 - P160 LEFT & CLOCK**




16 **14 P160 LEFT  
2 CLOCK**

**BANK 1 - P160 LEFT**




15 **15 P160 LEFT**

**BANK 2 - P160 LEFT**




19 **19 P160 LEFT**

**BANK 3 - P160 RIGHT**




20 **20 P160 RIGHT**

**BANK 4 - P160 RIGHT**




15 **15 P160 RIGHT  
2 CONFIG**

**BANK 5 - P160 RIGHT**




15 **15 P160 RIGHT**

**BANK 6 - P160 RIGHT & DISPLAY & DIP**




19 **7 DISPLAY  
10 P160 RIGHT  
2 DIP**

**BANK 7 - RS232 & USB & DIP & PUSH & LED & P160 LEFT**




20 **4 LED  
1 P160 LEFT  
2 DIP  
2 RS232  
9 USB**

**CONFIGURATION BLOCK**





**POWER BLOCK**








**SEVEN SEGMENT DISPLAYs**




**DIP SWITCH**

PULL-UPS MUST BE IMPLEMENTED IN FPGA




**PUSHBUTTONS**


PULL-UPS MUST BE IMPLEMENTED IN FPGA




**LEDs**



**USB**




**SERIAL PORT**




USE STANDARD STRAIGHT-THRU CABLE WHEN CONNECTING TO A PC



**SYSTEM ACE MODULE**



**PLACEMENT**





<b>CHANGED USB FROM TI TO CYGNAL</b>	<b>ADDED CCLK JUMPER</b>
<b>ADDED ASSEMBLY NOTES</b>	<b>CHANGED SAM CLOCK JUMPER CONNECTIONS</b>
<b>ADDED CLOCK SOCKET</b>	<b>CHANGED SSD TO 0750</b>
<b>REMOVED EEPROM</b>	<b>CHANGED SSD RESISTOR VALUES TO 1.15k</b>
<b>CHANGED US SUPERVISOR</b>	<b>MODIFIED JTAG CHAIN FOR 3.3V OPERATION</b>
<b>CHANGED 1.2V CONVERTER TO SWIFT</b>	<b>ADDED OPTIONAL PULL-UP ON FPGA's TDO</b>
<b>REDESIGNED POWER SEQUENCING</b>	<b>ADDED ALTERNATE PART NUMBER FOR INDUCTOR (L1)</b>
<b>ADDED SOFTSTART CIRCUITS TO 2.5V AND 3.3V</b>	<b>REMOVED REDUNDANT PULL-UP FROM DONE LINE</b>
<b>CHANGED DONE LED DRIVE TRANSISTOR TO BCR108</b>	
<b>ADDED TWO USER LEDs</b>	
<b>REDUCED CURRENT THROUGH 1.2V LED (100 TO 330 OHM)</b>	
<b>ADDED JUMPER BLOCK TO USB UART SIGNALS</b>	