

5V, 300mA REGULATOR with RESET and ENABLE

Description

The CS-8120 is a 5V precision linear regulator with two microprocessor compatible control functions and protection circuitry included on chip. The composite NPN-PNP output pass transistor assures a low dropout voltage (1V @ 150mA) without requiring excessive supply current (2.5mA).

The CS-8120's two logic control functions make this regulator well suited to applications requiring microprocessor-based control at the board or module level. The ENABLE function controls the output stage. A high voltage (>2.9V) on the ENABLE pin turns off the regulator's pass transistor and sends


the IC into Sleep mode where it draws only 250 μ A. The RESET function sends a RESET signal when the IC is powering up or whenever the output voltage moves out of regulation. The RESET signal is valid down to $V_{OUT}=1V$.

The CS-8120 design optimizes supply rejection by switching the internal bandgap reference from the supply input to the regulator output as soon as the nominal output voltage is achieved. Additional on chip filtering enhances rejection of high frequency transients on all external pins.


Features

- 5V \pm 4% Output Voltage
- Low Dropout Voltage (1V @ 150mA)
- Low Quiescent Current (2.5mA @ $I_{OUT}=150mA$)
- μ P Compatible Control Functions
RESET
ENABLE
- Low Current Sleep Mode $I_Q=250\mu A$
- Protection Features
Thermal Shutdown
Short Circuit
Overvoltage (60V)

Block Diagram



Package Options



CSC™ **CHERRY** **SEMICONDUCTOR**

Cherry Semiconductor Corporation
2000 South County Trail
East Greenwich, Rhode Island 02818
Tel: (401)885-3600 Fax: (401)885-5786
Telex WUI 6817157



Absolute Maximum Ratings

DC Input Voltage	-0.7 to 26V
Transient Input Voltage	60V
Output Current	Internally Limited
Electrostatic Discharge (Human Body Model)	2kV
Operating, Junction and Storage Temperatures	-40°C to 150°C
Lead Temperature (Soldering, 10s)	230°C

Electrical Characteristics: $V_{IN}=14V$, $I_{OUT}=5mA$, $-40^{\circ}C \leq T_J \leq 150^{\circ}C$ unless otherwise specified


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
■ Output Stage					
Output Voltage, V_{OUT}	$7V \leq V_{IN} \leq 26V$, $1mA \leq I_{OUT} \leq 300mA$	4.8	5.0	5.2	V
Line Regulation	$7V \leq V_{IN} \leq 26V$			50	mV
Load Regulation	$1mA \leq I_{OUT} \leq 300mA$			50	mV
Supply Voltage Rejection	$V_{IN} = 14V_{DC} + 1V_{RMS}$ @120Hz, $I_{LOAD} = 2.5\Omega$	54	70		dB
Dropout Voltage	$I_{OUT} = 300mA$		1.0	1.5	V
Quiescent Current	ENABLE=High, $V_{IN}=12V$		0.25	0.65	mA
	ENABLE=Low, $I_{OUT}=200mA$		2.5	15	mA
■ Protection Circuits					
Short Circuit Current		300	600		mA
Thermal Shutdown		150	190		°C
Overvoltage Shutdown		26	40		V
■ RESET Functions					
RESET Saturation Voltage	$1V < V_{OUT} < V_{RTOFF}$ 3.1k Ω pull-up to V_{OUT}		0.1	0.4	V
RESET Output Leakage Current	ENABLE=Low $V_{OUT} > V_{RTON}$ $V_{RST} = V_{OUT}$		0	25	μA
Power ON/OFF RESET Peak Output Voltage	3.1k Ω pull-up to V_{OUT}		0.7	1.0	V
RESET Threshold ON (V_{OUT} Increasing)			$V_{OUT}-0.10$	$V_{OUT}-0.04$	V
RESET Threshold OFF (V_{OUT} Decreasing)		4.75	$V_{OUT}-0.14$		V
RESET Threshold Hysteresis		10	40		mV
■ ENABLE Functions					
ENABLE Input High Voltage	$7V < V_{IN} < 26V$		2.9	3.9	V
ENABLE Input Low Voltage	$7V < V_{IN} < 26V$	1.1	2.1		V
ENABLE Input Hysteresis	$7V < V_{IN} < 26V$	0.4	0.8	2.8	V
ENABLE Input Current	$Gnd < V_{INH} < V_{OUT}$		0	± 10	μA

Package Pin Description


PACKAGE PIN #			PIN SYMBOL	FUNCTION
TO-220	8L PDIP	14L SO Narrow		
1	2	1	V_{IN}	Supply voltage to IC, usually direct from the battery.
2	1	14	ENABLE	CMOS compatible logical input. V_{OUT} is disabled i.e. placed in a high impedance state when ENABLE is high.
3	7	12	Gnd	Ground connection.
4	6	10	RESET	CMOS compatible output pin. RESET goes low whenever V_{OUT} falls out of regulation. The RESET delay is externally programmed.
5	4	5	V_{OUT}	Regulated output voltage, 5V (typ).
N/A	8	13	$V_{OUTSENSE}$	Kelvin Connection which allows remote sensing of output voltage for improved regulation. If remote sensing is not desired, connect to V_{OUT} .

Typical Performance Characteristics


Output Voltage vs. Temperature




Load Regulation vs. Output Current Over Temperature




Line Regulation vs. Output Current Over Temperature




Dropout Voltage vs. Output Current Over Temperature




Quiescent Current vs. Output Current Over Temperature



Output Voltage and Supply Current vs. Input Voltage



RESET Output Voltage vs. Output Current




Voltage Reference and Output Circuitry

Precision Voltage Reference

The regulated output voltage depends on the precision band gap voltage reference in the IC. By adding an error amplifier into the feedback loop, the output voltage is maintained within $\pm 4\%$ over temperature and supply variation.

Output Stage

The composite PNP-NPN output structure (Figure 1) provides 300mA (typ) of output current while maintaining a low drop out voltage (1.25V) and drawing little quiescent current (2.5mA).



The NPN pass device prevents deep saturation of the output stage which in turn improves the IC's efficiency by preventing excess current from being used and dissipated by the IC.

Figure 1: Composite Output Stage of the CS-8120

Output Stage Protection

The output stage is protected against overvoltage, short circuit and thermal runaway conditions (Figure 2).




Figure 2: Typical Circuit Waveforms for Output Stage Protection.

If the input voltage rises above 30V (e.g. load dump), the output shuts down. This response protects the internal circuitry and enables the IC to survive unexpected voltage transients.

Using an emitter sense scheme, the amount of current through the NPN pass transistor is monitored. Feedback circuitry insures that the output current never exceeds a preset limit.

Should the junction temperature of the power device exceed 180°C (typ) the power transistor is turned off. Thermal shutdown is an effective means to prevent die overheating since the power transistor is the principle heat source in the IC.

Regulator Control Functions

The CS-8120 contains two microprocessor compatible control functions: ENABLE and RESET.

ENABLE Function

The ENABLE function switches the output transistor ON and OFF. When the voltage on the ENABLE pin exceeds 2.9V typ, the output pass transistor turns off, leaving a high impedance facing the load. The IC will remain in Sleep mode, drawing only 250μA, until the voltage on the pin drops below 2.1V typ. Hysteresis (800mV) is built into the ENABLE function to provide good noise immunity.

RESET Function

A RESET signal (low voltage) is generated as the IC powers up ($V_{OUT} > V_{OUT-100mV}$) or when V_{OUT} drops out of regulation ($V_{OUT} < V_{OUT-140mV, typ}$). 40mV of hysteresis is included in the function to minimize oscillations.

The RESET output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC, thereby guaranteeing that the RESET signal is valid for V_{OUT} as low as 1V.

An external RC network on the RESET pin (Figure 3) provides a sufficiently long delay for most microprocessor based applications. RC values can be chosen using the following formula:

$$R_{TOT}C_{RST} = \left[\frac{t_{Delay}}{\ln \left(\frac{V_T - V_{OUT}}{V_{RST} - V_{OUT}} \right)} \right]$$

where: $R_{TOT} = R_{RST}$ in parallel with R_{IN}

$R_{IN} = \mu P$ port impedance

$C_{RST} = \overline{RESET}$ Delay capacitor

$t_{Delay} =$ desired delay time

$V_{RST} = V_{SAT}$ of RESET pin (0.7V @ turn - ON)

$V_T = \mu P$ logic threshold voltage




Figure 3: RC Network for RESET Delay

Circuit Description: continued




Figure 4: Circuit Waveform

Package Considerations

The CS-8120 is available in 3 packages: a 5 lead TO-220, a 14 lead narrow surface mount, and an 8 lead plastic DIP. The IC operates up to a junction temperature (T_J) of 150°C . However the IC's package and the circuit's worst case power dissipation determine the maximum ambient temperature of the packaged IC. The TO-220 operates at a higher temperature than the other two packages because it dissipates heat more rapidly than the other two pack-

ages under comparable power dissipation conditions. The maximum ambient temperature for each package type is calculated from the equation:

$$T_A = T_J - \left(\frac{V_{IN} - V_{OUT}}{I_{OUT}} + \frac{V_{IN}}{I_Q} \right) R_{\theta JA}$$

where $T_J = 150^{\circ}\text{C}$

V_{IN} = Supply voltage to the IC

$V_{OUT} = 5\text{V}$

I_{OUT} = output current

I_Q = IC's quiescent current

The thermal resistances for the three packages are listed here. They are also included in the package specification section under the package thermal data heading. When using the TO-220 package with heat sink:

$$\begin{aligned} R_{\theta JA} &= R_{\theta JC} + R_{CA} \text{ (Heat Sink Thermal Resistance)} \\ &= 3.5^{\circ}\text{C/W} + R_{CA} \end{aligned}$$

Package	$R_{\theta CA}$	
TO220	50	$^{\circ}\text{C/W}$
14 SO N	125	$^{\circ}\text{C/W}$
8 PDIP	100	$^{\circ}\text{C/W}$

Applications Notes

The circuit depicted in the application diagram lets the microprocessor control its power source, the CS-8120 regulator. An I/O port on the μP and the SWITCH port are used to drive the base of Q1. When Q1 is driven into saturation, the voltage on the ENABLE pin falls below its lower threshold. The regulator's output is ENABLED. When the drive current is removed, the voltage on the ENABLE pin rises, the output is switched off and the IC moves into Sleep mode where it draws $250\mu\text{A}$.


By coupling these two controls with the ENABLE pin, the system has added flexibility. Once the system is running, the state of the SWITCH is irrelevant as long as the I/O port continues to drive Q1. The μP can turn off its own power by withdrawing drive current, once the SWITCH is open. This software control at the I/O port allows the

μP to finish key housekeeping functions before power is removed.

The logic options are summarized in Table 1 below

Table 1: Logic Control of CS-8120 Output			
μP I/O drive	Switch	ENABLE	Output
ON	Closed	LOW	ON
	Open	LOW	ON
OFF	Closed	LOW	ON
	Open	HIGH	OFF

The I/O port of the μP typically provides $50\mu\text{A}$ to Q1. In automotive applications the SWITCH is connected to the ignition switch.




Applications diagram - μP Control of CS-8120 using external switching transistor Q1.

Package Specification


PACKAGE DIMENSIONS IN mm(INCHES)

Lead Count	D			
	Metric		English	
	Max	Min	Max	Min
14 SO NARROW	8.74	8.53	.344	.336
8 Lead PDIP	9.40	9.14	.370	.360

300 mil PDIP




SO Narrow




PACKAGE THERMAL DATA

Thermal Data	TO-220	8L PDIP	14L SO NARROW	
$R_{\theta JC}$ typ	3.5	52	30	$^{\circ}C/W$
$R_{\theta JA}$ typ	50	100	125	$^{\circ}C/W$

TO-220 (Vertical)



TO-220 (Horizontal)



Ordering Information

Part Number	Description
CS-8120T	TO-220 Straight
CS-8120TV	TO-220 Vertical
CS-8120TH	TO-220 Horizontal
CS-8120N8	8L PDIP
CS-8120D14	14L SO Narrow

CSC™ **CHERRY** **SEMICONDUCTOR**

4/6/92

Cherry Semiconductor Corporation
2000 South County Trail
East Greenwich, Rhode Island 02818
Tel: (401)885-3600 Fax (401)885-5786
Telex WU16817157

© 1992 Cherry Semiconductor Corporation