

1M-BIT BiCMOS FAST STATIC RAM 128K-WORD BY 8 BITS

Description

The μPD461008 is 1 048 576 bits (131 072 words by 8 bits) BiCMOS static RAM.

Supply voltage is 5 V ± 10 %.

The μPD461008 is packed in 32-pin plastic SOJ (400 mil).

Features

- 131 072 words by 8 bits organization
- Output Enable input for easy application
- Fast access time

Ordering Information

Part number	Package	Word organization	Access time ns (MAX.)	Supply voltage	Operating supply current mA (MAX.)	Standby supply current mA (MAX.)
μPD461008LE-8	32-pin plastic SOJ (400 mil)	128K × 8 bits	8	5 V ± 10 %	185	50
μPD461008LE-10			10			


Quality grade

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

Pin Configuration (Marking Side)



A0 to A16 : Address inputs

I/O1 to I/O8: Data inputs/outputs

$\overline{\text{CS}}$: Chip Select


$\overline{\text{WE}}$: Write Enable

$\overline{\text{OE}}$: Output Enable

Vcc : Power Supply

GND : Ground

Block Diagram



Truth Table

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Mode	I/O	Supply current
H	x	x	Not selected	Hi-Z	I_{ss}
L	L	H	Read	DOUT	I_{cc}
L	x	L	Write	DIN	
L	H	H	Output disable	Hi-Z	

Remark x: Don't care

Electrical Characteristics

The device is tested under the minimum transverse air flow of 2.5 meters per second for the DC and AC specifications shown in the following tables.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5 Note to +7.0	V
Input voltage	V _{IN}	-0.5 Note to V _{CC} + 0.5	V
Input/Output voltage	V _{IO}	-0.5 Note to V _{CC} + 0.5	V
Operating temperature	T _{opt}	0 to 70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note -1.0 V (MIN.): (Pulse width 3 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
High level input voltage	V _{IH}	2.2		V _{CC} + 0.5	V
Low level input voltage	V _{IL}	-0.5 Note		+0.8	°C
Ambient temperature	T _a	0		70	°C

Note -1.0 V (MIN.): (Pulse width 3 ns)

DC Characteristics (Recommended operating conditions)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input leakage current	I_{LI}	$V_{IN} = 0\text{ V to }V_{CC}$	-10		+10	μA
I/O leakage current	I_{LO}	$V_{IO} = 0\text{ V to }V_{CC}$, $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$	-10		+10	μA
Operating supply current	I_{CC}	$\overline{CS} = V_{IL}$, Cycle frequency = 100 MHz			185	mA
		$I_{IO} = 0\text{ mA}$, Cycle frequency = 0 MHz			135	
Standby supply current	I_{SB}	$\overline{CS} = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL}			70	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC} - 0.2\text{ V}$			50	
High level output voltage	V_{OH}	$I_{OH} = -4.0\text{ mA}$	2.4			V
Low level output voltage	V_{OL}	$I_{OL} = 8.0\text{ mA}$			0.4	V

Remark V_{IN} : Input voltage

Capacitance ($T_a = +25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$			6	pF
Input/Output capacitance	C_{IO}	$V_{IO} = 0\text{ V}$			8	pF


Remark 1. V_{IN} : Input voltage

2. These parameters are sampled and not 100 % tested.


AC Characteristics (Recommended operating conditions unless otherwise noted)

AC Test Conditions

Input waveform (Rise/Fall Time : 2 ns)



Output waveform



Output load

AC characteristics directed with the **Note** should be measured with the following output load shown in **Fig. 1** and **Fig. 2**.

tAA, tACS, tOE and tOH are measured with the output load shown in **Fig.1**.

tCHZ, tCLZ, tOHZ, tOLZ, tWHZ and tOW are measured with the output load shown in **Fig. 2**.

Fig. 1 Output Load

(For tAA, tACS, tOE, tOH)





Fig. 2 Output Load

(For tCHZ, tOHZ, tCLZ, tOLZ, tWHZ, tOW)



Remark C_L includes capacitances of the probe and jig, stray capacitances.


Read Cycle

Parameter	Symbol	μPD461008-8		μPD461008-10		Unit	Conditions
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t _{RC}	8		10		ns	
Address access time	t _{AA}		8		10	ns	Note 1
$\overline{CS}$ access time	t _{ACS}		8		10	ns	
$\overline{OE}$ access time	t _{OE}		4		5	ns	
Output hold from address change	t _{OH}	3		3		ns	
$\overline{CS}$ to output in low impedance	t _{CLZ}	3		3		ns	Note 2
$\overline{OE}$ to output in low impedance	t _{OLZ}	1		1		ns	
$\overline{CS}$ to output in high impedance	t _{CHZ}		4		5	ns	
$\overline{OE}$ to output in high impedance	t _{OHZ}		4		5	ns	

Note 1. See the output load shown in Fig. 1.

2. See the output load shown in Fig. 2.


Read Cycle Timing Chart 1 (Address Access)



Remark 1. In read cycle, $\overline{WE}$ should be fixed to high level.

2. $\overline{CS} = \overline{OE} = V_{IL}$

Read Cycle Timing Chart 2 (CS Access)




Caution Address valid prior to or coincident with $\overline{CS}$ transition low level input.

Remark In read cycle, $\overline{WE}$ should be fixed to high level.

Write Cycle

Parameter	Symbol	μ PD461008-8		μ PD461008-10		Unit	Conditions
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t _{wc}	8		10		ns	
$\overline{\text{CS}}$ to end of write	t _{cw}	6		8		ns	
Address valid to end of write	t _{aw}	6		8		ns	
Write pulse width	t _{wp}	6		8		ns	
Data valid to end of write	t _{dw}	4		5		ns	
Data hold time	t _{dh}	0		0		ns	
Address setup time	t _{as}	0		0		ns	
Write recovery time	t _{wr}	0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t _{whz}		4		5	ns	Note
$\overline{\text{WE}}$ to output in low impedance	t _{ow}	3		3		ns	

Note See the output load shown in Fig. 2.

Write Cycle Timing Chart 1 ($\overline{\text{WE}}$ Controlled)


Caution $\overline{\text{CS}}$ or $\overline{\text{WE}}$ should be fixed to high level during address transition.

Remark 1. Write operation is done during the overlap time of a low level $\overline{\text{CS}}$ and a low level $\overline{\text{WE}}$.

2. During t_{whz}, I/O pins are in the output state, therefore the input signals of opposite phase to the output must not be applied.

3. When $\overline{\text{WE}}$ is at low level, the I/O pins are always high impedance. When $\overline{\text{WE}}$ is at high level, read operation is executed. Therefore $\overline{\text{OE}}$ should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 ($\overline{\text{CS}}$ Controlled)




Caution $\overline{\text{CS}}$ or $\overline{\text{WE}}$ should be fixed to high level during address transition.

Remark Write operation is done during the overlap time of a low level $\overline{\text{CS}}$ and a low level $\overline{\text{WE}}$.

Package Drawing

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06 $\pm$ 0.2	0.829 $\pm$ 0.008
C	10.16	0.400
D	11.18 $\pm$ 0.2	0.440 $\pm$ 0.008
E	1.005 $\pm$ 0.1	0.040 $\pm$ 0.004
F	0.74	0.029
G	3.5 $\pm$ 0.2	0.138 $\pm$ 0.008
H	2.545 $\pm$ 0.2	0.100 $\pm$ 0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 $\pm$ 0.10	0.016 $\pm$ 0.004
N	0.12	0.005
P	9.4 $\pm$ 0.20	0.370 $\pm$ 0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 $\pm$ 0.10	0.008 $\pm$ 0.004

6427525 0059410 527

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD461008.

Type of Surface Mount Device

μ PD461008LE: 32-pin plastic SOJ (400 mil)