

# **512M bits XDR<sup>™</sup> DRAM**

## EDX5116ADSE (32M words × 16 bits)

### Overview

The EDX5116ADSE is a 512M bits XDR<sup>™</sup> DRAM organized as 32M words × 16 bits. It is a general-purpose high-performance memory device suitable for use in a broad range of applications.

The use of Differential Rambus Signaling Level (DRSL) technology permits 4000/3200 Mb/s transfer rates while using conventional system and board design technologies. XDR DRAM devices are capable of sustained data transfers of 8000/6400 MB/s.

XDR DRAM device architecture allows the highest sustained bandwidth for multiple, interleaved randomly addressed memory transactions. The highly-efficient protocol yields over 95% utilization while allowing fine access granularity. The device's eight banks support up to four interleaved transactions.


It is packaged in 104-ball FBGA compatible with Rambus XDR DRAM pin configuration.

## Features

- Highest pin bandwidth available 4000/3200 Mb/s Octal Data Rate (ODR) Signaling
  - Bi-directional differential RSL (DRSL)
    Flexible read/write bandwidth allocation
  - Minimum pin count
  - On-chip termination
     -Adaptive impedance matching
     -Reduced system cost and routing complexity
- Highest sustained bandwidth per DRAM device
  - 8000/6400 MB/s sustained data rate
  - Eight banks: bank-interleaved transactions at full bandwidth
  - Dynamic request scheduling
  - Early-read-after-write support for maximum efficiency
  - Zero overhead refresh
- Dynamic width control
  - EDX5116ADSE supports × 16, × 8 and × 4 mode
- Low latency
  - 2.0/2.5 ns request packets
  - Point-to-point data interconnect for fastest possible flight time
  - Support for low-latency, fast-cycle cores

- Low power
  - 1.8V Vdd
  - Programmable small-swing I/O signaling (DRSL)
  - Low power PLL/DLL design
  - Powerdown self-refresh support
  - Per pin I/O powerdown for narrow-width operation

## **Pin Configuration**



Top view of package


## **Ordering Information**

Part number	Organization	Bandwidth (1/tBIT)*1	Latency (tRAC)*2	Bin	Package
EDX5116ADSE-4D-E	4M  imes 16  imes 8 banks	4.0G	34	D	104-ball FBGA
EDX5116ADSE-3C-E		3.2G	35	С	
EDX5116ADSE-3B-E		3.2G	35	В	
EDX5116ADSE-3A-E		3.2G	27	А	

Notes:1. Data rate measured in Mbit/s per DQ differential pair. Note that tBIT =  $t_{CYCLE}/8$ 

2. Read access time  $t_{RAC}$  (=  $t_{RCD-R} + t_{CAC}$ ) measured in ns.

## Part Number



## **General Description**


The timing diagrams in Figure 1 illustrate XDR DRAM device write and read transactions. There are three sets of pins used for normal memory access transactions: CFM/CFMN clock pins, RQ11..0 request pins, and DQ15..0/DQN15..0 data pins. The "N" appended to a signal name denotes the complementary signal of a differential pair.

A **transaction** is a collection of packets needed to complete a memory access. A **packet** is a set of bit windows on the signals of a bus. There are two buses that carry packets: the RQ bus and DQ bus. Each packet on the RQ bus uses a set of 2 bit-windows on each signal, while the DQ bus uses a set of 16 bit-windows on each signal.

In the write transaction shown in Figure 1, a request packet (on the RQ bus) at clock edge  $T_0$  contains an activate (ACT) com-

mand. This causes row Ra of bank Ba in the memory component to be loaded into the sense amp array for the bank. A second request packet at clock edge  $T_1$  contains a write (WR) command. This causes the data packet D(a1) at edge  $T_4$  to be written to column Ca1 of the sense amp array for bank Ba. A third request packet at clock edge  $T_3$  contains another write (WR) command. This causes the data packet D(a2) at edge  $T_6$ to be also written to column Ca2. A final request packet at clock edge  $T_{14}$  contains a precharge (PRE) command.

The spacings between the request packets are constrained by the following timing parameters in the diagram:  $t_{\rm RCD}$ -W,  $t_{\rm CC}$ , and  $t_{\rm WRP}$ . In addition, the spacing between the request packets and data packets are constrained by the  $t_{\rm CWD}$  parameter. The spacing of the CFM/CFMN clock edges is constrained by  $t_{\rm CYCLE}$ .



The read transaction shows a request packet at clock edge  $T_0$  containing an ACT command. This causes row Ra of bank Ba of the memory component to load into the sense amp array for the bank. A second request packet at clock edge  $T_5$  contains a read (RD) command. This causes the data packet Q(a1) at edge  $T_{11}$  to be read from column Ca1 of the sense amp array for bank Ba. A third request packet at clock edge  $T_7$  contains a nother RD command. This causes the data packet Q(a2) at edge  $T_{13}$  to also be read from column Ca2. A final request packet at clock edge  $T_{10}$  contains a PRE command. The spacings between the request packets are constrained by the follow-

ing timing parameters in the diagram:  $t_{\rm RCD}$ -R,  $t_{\rm CC}$ , and  $t_{\rm RDP}$ . In addition, the spacing between the request and data packets are constrained by the  $t_{\rm CAC}$  parameter.

## **Table of Contents**

Overview	1
Features	1
Pin Configuration	1
Ordering Information	2
Part Number	2
General Description	3
Table of Contents	4
Pin Description	7
Block Diagram	
Request Packets	10
Request Packet Formats	10
Request Field Encoding	12
Request Packet Interactions	14
Request Interaction Cases	15
Dynamic Request Scheduling	
Memory Operations	22
Write Transactions	
Read Transactions	24
Interleaved Transactions	
Read/Write Interaction	
Propagation Delay	
Register Operations	32
Serial Transactions	32
Serial Write Transaction	32
Serial Read Transaction	
Register Summary	
Maintenance Operations	
Refresh Transactions	40
Interleaved Refresh Transactions	
Calibration Transactions	42

Power State Management	. 44
Initialization	
XDR DRAM Initialization Overview	. 47
XDR DRAM Pattern Load with WDSL Reg	. 48
Special Feature Description	. 50
Dynamic Width Control	. 50
Write Masking	. 52
Multiple Bank Sets and the ERAW Feature	. 54
Simultaneous Activation	. 56
Simultaneous Precharge	. 57
Operating Conditions	. 58
Electrical Conditions	. 58
Timing Conditions	. 59
Operating Characteristics	. 60
Electrical Characteristics	. 60
Supply Current Profile	. 61
Timing Characteristics	. 62
Timing Parameters	. 62
Receive/Transmit Timing	. 64
Clocking	. 64
RSL RQ Receive Timing	. 65
DRSL DQ Receive Timing	. 66
DRSL DQ Transmit Timing	. 68
Serial Interface Receive Timing	. 70
Serial Interface Transmit Timing	. 71
Package Description	. 72
Package Parasitic Summary	. 72
Package Drawing	. 74
Package Pin Numbering	. 75
Recommended Soldering Conditions	. 76

## List of Tables

7
10
12
12
13
13
14
32

Initialization Timing Parameters	47
XDR DRAM WDSL-to-Core/DQ/SC Map	48
Core Data Word-to-WDSL Format	49
Electrical Conditions	58
Timing Conditions	59
Electrical Characteristics	60
Supply Current Profile	.61
Timing Characteristics	62
Timing Parameters	62
Package Parasitic Summary	72

## List of Figures

XDR DRAM Device Write and Read Transactions	3
512Mb (8x4Mx16) XDR DRAM Block Diagram	9
Request Packet Formats	11
ACT-, RD-, WR-, PRE-to-ACT Packet Interactions	. 16
ACT-, RD-, WR-, PRE-to-RD Packet Interactions	. 17
ACT-, RD-, WR-, PRE-to-WR Packet Interactions	. 18
ACT-, RD, WR-, PRE-to-PRE Packet Interactions .	. 19
Request Scheduling Examples	. 21
Write Transactions	. 23
Read Transactions	. 25
Interleaved Transactions	. 27
Write/Read Interaction	. 29
Propagation Delay	. 31
Serial Write Transaction	. 33
Serial Read Transaction — Selected DRAM	
Serial Read Transaction - Non-selected DRAM	. 33
Serial Identification (SID) Register	. 34
Configuration (CFG) Register	. 35
Power Management (PM) Register	. 35
Write Data Serial Load (WDSL) Control Register	. 35
RQ Scan High (RQH) Register	. 36
RQ Scan Low (RQL) Register	. 36
Refresh Bank (REFB) Control Register	. 36
Refresh High (REFH) Row Register	. 37
Refresh Middle (REFM) Row Register	. 37
Refresh Low (REFL) Row Register	. 37
IO Configuration (IOCFG) Register	. 37

Current Calibration 1 (CC1) Register38Read Only Memory 0 (ROM0) Register38Read Only Memory 1 (ROM1) Register38TEST Register39Delay (DLY) Control Register39Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	
Read Only Memory 0 (ROM0) Register38Read Only Memory 1 (ROM1) Register38TEST Register39Delay (DLY) Control Register39Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Current Calibration 0 (CC0) Register
Read Only Memory 1 (ROM1) Register38TEST Register39Delay (DLY) Control Register39Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Current Calibration 1 (CC1) Register
TEST Register39Delay (DLY) Control Register39Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Read Only Memory 0 (ROM0) Register
Delay (DLY) Control Register39Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Read Only Memory 1 (ROM1) Register
Refresh Transactions41Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	TEST Register 39
Calibration Transactions43Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Sinultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Delay (DLY) Control Register 39
Power State Management45Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Refresh Transactions41
Serial Interface System Topology46Initialization Timing for XDR DRAM[k] Device46Multiplexers for Dynamic Width Control50D-to-S and S-to-Q Mapping for Dynamic Width Control51Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Calibration Transactions
Initialization Timing for XDR DRAM[k] Device       46         Multiplexers for Dynamic Width Control       50         D-to-S and S-to-Q Mapping for Dynamic Width Control       51         Byte Mask Logic       52         Write-Masked (WRM) Transaction Example       53         Write/Read Interaction — No ERAW Feature       54         XDR DRAM Block Diagram with Bank Sets       55         Simultaneous Activation — tRR-D Cases       56         Simultaneous Precharge — tPP-D Cases       57         Clocking Waveforms       65         DRSL DQ Receive Waveforms       67         DRSL DQ Transmit Waveforms       70         Serial Interface Transmit Waveforms       71         Equivalent Circuits for Package Parasitic       73	Power State Management 45
Initialization Timing for XDR DRAM[k] Device       46         Multiplexers for Dynamic Width Control       50         D-to-S and S-to-Q Mapping for Dynamic Width Control       51         Byte Mask Logic       52         Write-Masked (WRM) Transaction Example       53         Write/Read Interaction — No ERAW Feature       54         XDR DRAM Block Diagram with Bank Sets       55         Simultaneous Activation — tRR-D Cases       56         Simultaneous Precharge — tPP-D Cases       57         Clocking Waveforms       65         DRSL DQ Receive Waveforms       67         DRSL DQ Transmit Waveforms       70         Serial Interface Transmit Waveforms       71         Equivalent Circuits for Package Parasitic       73	Serial Interface System Topology 46
D-to-S and S-to-Q Mapping for Dynamic Width Control 51 Byte Mask Logic	Initialization Timing for XDR DRAM[k] Device 46
51         Byte Mask Logic       52         Write-Masked (WRM) Transaction Example       53         Write/Read Interaction — No ERAW Feature       54         Write/Read Interaction — ERAW Feature       54         XDR DRAM Block Diagram with Bank Sets       55         Simultaneous Activation — tRR-D Cases       56         Simultaneous Precharge — tPP-D Cases       57         Clocking Waveforms       64         RSL RQ Receive Waveforms       65         DRSL DQ Receive Waveforms       67         DRSL DQ Transmit Waveforms       69         Serial Interface Receive Waveforms       70         Serial Interface Transmit Waveforms       71         Equivalent Circuits for Package Parasitic       73	Multiplexers for Dynamic Width Control 50
Byte Mask Logic52Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54Write/Read Interaction — ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	D-to-S and S-to-Q Mapping for Dynamic Width Control
Write-Masked (WRM) Transaction Example53Write/Read Interaction — No ERAW Feature54Write/Read Interaction — ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	51
Write/Read Interaction — No ERAW Feature	Byte Mask Logic 52
Write/Read Interaction — ERAW Feature54XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Write-Masked (WRM) Transaction Example 53
XDR DRAM Block Diagram with Bank Sets55Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Write/Read Interaction — No ERAW Feature 54
Simultaneous Activation — tRR-D Cases56Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Write/Read Interaction — ERAW Feature 54
Simultaneous Precharge — tPP-D Cases57Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	XDR DRAM Block Diagram with Bank Sets
Clocking Waveforms64RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Simultaneous Activation — tRR-D Cases 56
RSL RQ Receive Waveforms65DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Simultaneous Precharge — tPP-D Cases 57
DRSL DQ Receive Waveforms67DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	Clocking Waveforms
DRSL DQ Transmit Waveforms69Serial Interface Receive Waveforms70Serial Interface Transmit Waveforms71Equivalent Circuits for Package Parasitic73	RSL RQ Receive Waveforms
Serial Interface Receive Waveforms	DRSL DQ Receive Waveforms
Serial Interface Transmit Waveforms71 Equivalent Circuits for Package Parasitic73	DRSL DQ Transmit Waveforms
Equivalent Circuits for Package Parasitic73	Serial Interface Receive Waveforms
	Serial Interface Transmit Waveforms71
CSP x16 Package - Pin Numbering (top view)	Equivalent Circuits for Package Parasitic
	CSP x16 Package - Pin Numbering (top view)

## **Pin Description**

Table 1 summarizes the pin functionality of the XDR DRAM device. The first group of pins provide the necessary supply voltages. These include VDD and GND for the core and interface logic, VREF for receiving input signals, and VTERM for driving output signals.

The next group of pins are used for high bandwidth memory accesses. These include DQ15..0 and DQN15..0 for carrying

read and write data signals, RQ11..0 for carrying request signals, and CFM and CFMN for carrying timing information used by the DQ, DQN, and RQ signals.

The final set of pins comprise the serial interface that is used for control register accesses. These include RST for initializing the state of the device, CMD for carrying command signals, SDI, and SDO for carrying register read data, and SCK for carrying the timing information used by the RST, SDI, SDO, and CMD signals.

Signal	I/O	Туре	No. of pins	Description
VDD	-	-	22	Supply voltage for the core and interface logic of the device.
GND	-	-	24	Ground reference for the core and interface logic of the device.
VREF	-	-	1	Logic threshold reference voltage for RSL signals.
VTERM	-	-	4	Termination voltage for DRSL signals.
DQ150	I/O	DRSL <sup>a</sup>	16	Positive data signals that carry write or read data to and from the device.
DQN150	I/O	DRSL <sup>a</sup>	16	Negative data signals that carry write or read data to and from the device.
RQ110	Ι	RSL <sup>a</sup>	12	Request signals that carry control and address information to the device.
CFM	Ι	DIFFCLK <sup>a</sup>	1	Clock from master — Positive interface clock used for receiving RSL signals, and receiving and transmitting DRSL signals from the Channel.
CFMN	Ι	DIFFCLK <sup>a</sup>	1	Clock from master — Negative interface clock used for receiving RSL signals, and receiving and transmitting DRSL signals from the Channel.
RST	Ι	RSL <sup>a</sup>	1	Reset input — This pin is used to initialize the device.
CMD	Ι	RSL <sup>a</sup>	1	Command input — This pin carries command, address, and control register write data into the device.
SCK	Ι	RSL <sup>a</sup>	1	Serial clock input — Clock source used for reading from and writing to the con- trol registers.
SDI	Ι	RSL <sup>a</sup>	1	Serial data input — This pin carries control register read data through the device. This pin is also used to initialize the device.
SDO	О	CMOS <sup>a</sup>	1	Serial data output — This pin carries control register read data from the device. This pin is also used to initialize the device.
RSRV	-	-	2	Reserved pins — Follow Rambus XDR system design guidelines for connecting RSRV pins
Total pin count j	Total pin count per package		104	

#### Table 1 Pin Description

a. All DQ and CFM signals are high-true; low voltage is logic 0 and high voltage is logic 1.

All DQN, CFMN, RQ, RSL, and CMOS signals are low-true; high voltage is logic 0 and low voltage is logic 1.

## **Block Diagram**

A block diagram of the XDR DRAM device is shown in Figure 2. It shows all interface pins and major internal blocks.

The CFM and CFMN clock signals are received and used by the clock generation logic to produce three virtual clock signals:  $1/t_{CYCLE}$ ,  $2/t_{CYCLE}$ , and  $16/t_{CC}$ . The frequency of these signals are 1x, 2x, and 8x that of the CFM and CFMN signals. These virtual signals show the effective data rate of the logic blocks to which they connect; they are not necessarily present in the actual memory component.

The RQ11..0 pins receive the request packet. Two 12-bit words are received in one  $t_{CYCLE}$  interval. This is indicated by the 2/ $t_{CYCLE}$  clocking signal connected to the 1:2 Demux Block that assembles the 24-bit request packet. These 24 bits are loaded into a register (clocked by the 1/ $t_{CYCLE}$  clocking signal) and decoded by the Decode Block. The VREF pin supplies a reference voltage used by the RQ receivers.

Three sets of control signals are produced by the Decode Block. These include the bank (BA) and row (R) addresses for an activate (ACT) command, the bank (BR) and row (REFr) addresses for a refresh activate (REFA) command, the bank (BP) address for a precharge (PRE) command, the bank (BR) address for a refresh precharge (REFP) command, and the bank (BC) and column (C and SC) addresses for a read (RD) or write (WR or WRM) command. In addition, a mask (M) is used for a masked write (WRM) command.

These commands can all be optionally delayed in increments of  $t_{CYCLE}$  under control of delay fields in the request. The control signals of the commands are loaded into registers and presented to the memory core. These registers are clocked at maximum rates determined by core timing parameters, in this case  $1/t_{RR}$ ,  $1/t_{PP}$  and  $1/t_{CC}$  (1/4, 1/4, and 1/2 the frequency of CFM in the -3200 component). These registers may be loaded at any  $t_{CYCLE}$  rising edge. Once loaded, they should not be changed until a  $t_{RR}$ ,  $t_{PP}$  or  $t_{CC}$  time later because timing paths of the memory core need time to settle.

A bank address is decoded for an ACT command. The indicated row of the selected bank is sensed and placed into the associated sense amp array for the bank. Sensing a row is also referred to as "opening a page" for the bank.

Another bank address is decoded for a PRE command. The indicated bank and associated sense amp array are precharged to a state in which a subsequent ACT command can be applied. Precharging a bank is also called "closing the page" for the bank.

After a bank is given an ACT command and before it is given a PRE command, it may receive read (RD) and write (WR) column commands. These commands permit the data in the bank's associated sense amp array to be accessed.

For a WR command, the bank address is decoded. The indicated column of the associated sense amp array of the selected bank is written with the data received from the DQ15.0 pins.

The bank address is decoded for a RD command. The indicated column of the selected bank's associated sense amp array is read. The data is transmitted onto the DQ15..0 pins.

The DQ15..0 pins receive the write data packet (D) for a write transaction. 16 sixteen-bit words are received in one  $t_{CC}$  interval. This is indicated by the  $16/t_{CC}$  clocking signal connected to the 1:16 Demux Block that assembles the 16x16-bit write data packet. The write data is then driven to the selected Sense Amp Array Bank.

16 sixteen-bit words are accessed in the selected Sense Amp Array Bank for a read transaction. The DQ15..0 pins transmit this read data packet (Q) in one  $t_{CC}$  interval. This is indicated by the 16/ $t_{CC}$  clocking signal connected to the 16:1 Mux Block. The VTERM pin supplies a termination voltage for the DQ pins.

The RST, SCK, and CMD pins connect to the Control Register block. These pins supply the data, address, and control needed to write the control registers. The read data for the these registers is accessed through the SDO/SDI pins. These pins are also used to initialize the device.

The control registers are used to transition between power modes, and are also used for calibrating the high speed transmit and receive circuits of the device. The control registers also supply bank (REFB) and row (REFr) addresses for refresh operations.




Figure 2 512Mb (8x4Mx16) XDR DRAM Block Diagram

## **Request Packets**

A **request packet** carries address and control information to the memory device. This section contains tables and diagrams for packet formats, field encodings and packet interactions.

### **Request Packet Formats**

There are five types of request packets:

- 1. ROWA specifies an ACT command
- 2. COL specifies RD and WR commands
- 3. COLM specifies a WRM command
- 4. ROWP specifies PRE and REF commands
- 5. COLX specifies the remaining commands

Table 2 describes fields within different request packet types. Various request packet type formats are illustrated in Figure 3.

Each packet type consists of 24 bits sampled on the RQ11..0 pins on two successive edges of the CFM/CFMN clock. The request packet formats are distinguished by the OP3..0 field. This field also specifies the operation code of the desired com-

mand.

In the ROWA packet, a bank address (BA), row address (R), and command delay (DELA) are specified for the activate (ACT) command.

In the COL packet, a bank address (BC), column address (C), sub-column address (SC), command delay (DELC), and sub-opcode (WRX) are specified for the read (RD) and write (WR) commands.


In the COLM packet, a bank address (BC), column address (C), sub-column address (SC), and mask field (M) are specified for the masked write (WRM) command.

In the ROWP packet, two independent commands may be specified. A bank address (BP) and sub-opcode (POP) are specified for the precharge (PRE) commands. An address field (RA) and sub-opcode (ROP) are specified for the refresh (REF) commands.

In the COLX packet, a sub-operation code field (XOP) is specified for the remaining commands.

#### Table 2 Request Field Description

Field	Packet Types	Description
OP30	ROWA/ROWP/COL/COLM/COLX	4-bit operation code that specifies packet format. (Encoded commands are in Table 3 on page 12).
DELA	ROWA	Delay the associated row activate command by 0 or 1 $\rm t_{CYCLE}$ .
BA20	ROWA	3-bit bank address for row activate command.
R110	ROWA	12-bit row address for row activate command.
WRX	COL	Specifies RD (=0) or WR (=1) command.
DELC	COL	Delay the column read or write command by 0 or 1 $t_{CYCLE}$ .
BC20	COL/COLM	3-bit bank address for column read or write command.
С94	COL/COLM	6-bit column address for column read or write command.
SC30	COL/COLM	4-bit sub-column address for dynamic width (see "Dynamic Width Control" on page 50).
M70	COLM	8-bit mask for masked-write command WRM.
POP20	ROWP	3-bit operation code that specifies row precharge command with a delay of 0 to 3 $t_{CYCLE}$ . (Encoded commands are in Table 5 on page 13).
BP20	ROWP	3-bit bank address for row precharge command.
ROP20	ROWP	3-bit operation code that specifies refresh commands. (Encoded commands are in Table 4 on page 12).
RA70	ROWP	8-bit refresh address field (specifies BR bank address, delay value, and REFr load value
XOP30	COLX	4-bit extended operation code that specifies calibration and powerdown commands. (Encoded commands are in Table 6 on page 13).



### **Request Field Encoding**

**Operation-code fields** are encoded within different packet types to specify commands. Table 3 through Table 6 provides packet type and encoding summaries.

Table 3 shows the OP field encoding for the five packet types. The COLM and ROWA packets each specify a single command: ACT and WRM. The COL, COLX, and ROWP packets each use additional fields to specify multiple commands: WRX, XOP, and POP/ROP, respectively. The COLM packet specifies the masked write command WRM. This is like the WR unmasked write command, except that a mask field M7..0 indicates whether each byte of the write data packet is written or not written. The ROWA packet specifies the row activate command ACT. The COL packet uses the WRX field to specify the column read and column write (unmasked) commands.

OP [3:0]	Packet	Command	Description
0000	-	NOP	No operation.
0001	COL	RD	Column read (WRX=0). Column C94 of sense amp in bank BC20 is read to DQ bus after (t <sub>CAC</sub> +DELC)*t <sub>CYCLE</sub> .
		WR	Column write (WRX=1). Write DQ bus to column C94 of sense amp in bank BC20 after (t <sub>CWD</sub> +DELC)*t <sub>CYCLE</sub>
0010	COLX	CALy	XOP30 specifies a calibrate or powerdown command — see Table 6 on page 13.
0011	ROWP	PREx	POP20 specifies a row precharge command — see Table 5 on page 13.
		REFy,LRRr	ROP20 specifies a row refresh command or load REFr register command — see Table 4 on page 12.
01xx	ROWA	ACT	Row activate command. Row R110 of bank BA20 is placed into the sense amp of the bank after DELA*t <sub>CYCLE</sub> .
1xxx	COLM	WRM	Column write command (masked) — mask M70 specifies which bytes are written.

#### Table 3 OP Field Encoding Summary

Encoding of the ROP field in the ROWP packet is shown in Table 4. The first encoding specifies a NOPR (no operation) command. The REFP command uses the RA field to select a bank to be precharged. The REFA and REFI commands use the RA field and REFH/M/L registers to select a bank and

row to be activated for refresh. The REFI command also increments the REFH/M/L register. The REFP, REFA, and REFI commands may also be delayed by up to 3\*t<sub>CYCLE</sub> using the RA[7:6] field. The LRR0, LRR1, and LRR2 commands load the REFH/M/L registers from the RA[7:0] field.

ROP[2:0]	Command	Description	
000	NOPR	No operation	
001	REFP	Refresh precharge command. Bank RA20 is precharged. This command is delayed by $\{0,1,2,3\}$ *t <sub>CYCLE</sub> (the value is given by the expression (2*RA[7]+RA[6]).	
010	REFA	Refresh activate command. Row R[11:0] (from REFH/M/L register) of bank RA20 is placed into sense amp. This command is delayed by $\{0,1,2,3\}$ *t <sub>CYCLE</sub> (the value is given by the expression (2*RA[7]+RA[6]).	
011	REFI	Refresh activate command. Row R[11:0] (from REFH/M/L register) of bank RA20 is placed into sense amp. This command is delayed by $\{0,1,2,3\}$ *t <sub>CYCLE</sub> (the value is given by the expression (2*RA[7]+RA[6]). R[11:0] field of REFH/M/L register is incremented after the activate command has completed.	
100	LRR0	Load Refresh Low Row register (REFL). RA[7:0] is stored in R[7:0] field.	
101	LRR1	Load Refresh Middle Row register (REFM). RA[3:0] is stored in R[11:8] field.	
110	LRR2	Load Refresh High Row register — not used with this device.	
111	-	Reserved	

#### Table 4 ROP Field Encoding Summary

The REFH/M/L registers are also referred to as the REFr reg-

isters. Note that only the bits that are needed for specifying the

refresh row (12 bits in all) are implemented in the REFr registers — the rest are reserved. Note also that the RA2..0 field that specifies the refresh bank address is also referred to as BR2..0. See "Refresh Transactions" on page 40.

Table 5 shows the POP field encoding in the ROWP packet. The first encoding specifies a NOPP (no operation) command. There are four variations of PRE (precharge) command. Each uses the BP field to specify the bank to be precharged. Each also specifies a different delay of up to 3\*t<sub>CYCLE</sub> using the POP[1:0] field. A precharge command may be specified in addition to a refresh command using the ROP field.

Table 5 POP Field Encoding Summary
------------------------------------

POP [2:0]	Command	Description
000	NOPP	No operation.
001	-	Reserved.
010	-	Reserved.
011	-	Reserved.
100	PRE0	Row precharge command — Bank BP20 is precharged. This command is delayed by 0*t <sub>CYCLE</sub> .
101	PRE1	Row precharge command — Bank BP20 is precharged. This command is delayed by 1*t <sub>CYCLE</sub> .
110	PRE2	Row precharge command — Bank BP20 is precharged. This command is delayed by 2*t <sub>CYCLE</sub> .
111	PRE3	Row precharge command — Bank BP20 is precharged. This command is delayed by 3*t <sub>CYCLE</sub> .

Table 6 shows the XOP field encoding in the COLX packet. This field encodes the remaining commands.

The CALC and CALE commands perform calibration opera-

tions to ensure signal integrity on the Channel. See "Calibra-

tion Transactions" on page 42.

The PDN command causes the device to enter a power-down state. See "Power State Management" on page 44.

XOP [3:0]	Command	Command and Description	XOP [3:0]	Command	Command and Description
0000	-	Reserved.	1000	CALC	Current calibration command.
0001	-	Reserved.	1001	CALZ	Impedance calibration command.
0010	-	Reserved.	1010	CALE	End calibration command (CALC).
0011	-	Reserved.	1011	-	Reserved.
0100	-	Reserved.	1100	PDN	Enter powerdown power state.
0101	-	Reserved.	1101	-	Reserved.
0110	-	Reserved.	1110	-	Reserved.
0111	-	Reserved.	1111	-	Reserved.

#### Table 6 XOP Field Encoding Summary

#### **Request Packet Interactions**

A summary of request packet interactions is shown in Table 7. Each case is limited to request packets with commands that perform memory operations (including refresh commands). This includes all commands in ROWA, ROWP, COL, and COLM packets. The commands in COLX packets are described in later sections. See "Maintenance Operations" on page 40.

Request packet/command "a" is followed by request packet/ command "b". The minimum possible spacing between these two packet/commands is 0\*t<sub>CYCLE</sub>. However, a larger time interval may be needed because of a resource interaction between the two packet/commands. If the minimum possible spacing is 0\*t<sub>CYCLE</sub>, then an entry of "No limit" is shown in the table.

Note that the spacing values shown in the table are relative to the *effective* beginning of a packet/command. The use of the delay field with a command will delay the position of the effective packet/command from the position of the actual packet/ command. See "Dynamic Request Scheduling" on page 20. Any of the packet/command encodings under one of the four operation types is equivalent in terms of the resource constraints. Therefore, both the horizontal columns (packet "a") and vertical rows (packet "b") of the interaction table are divided into four major groups.

The four possible operation types for request packets a and b include:

;	[A] Activate Row	•	ROWA/ACT
		•	ROWP/REFA
		•	ROWP/REFI
;	[R] Read Column	•	COL/RD
;	[W] Write Column	•	COL/WR
		•	COLM/WRM
;	[P] Precharge Row	•	ROWP/PRE
		•	ROWP/REFP

		Second packet/ command to bank Bb									
First packet/command	to bank Ba	Activate Row [A] ROWA - ACT Bb ROWP - REFA Bb ROWP - REFI Bb	Read Column [R] COL - RD Bb	Write Column [W] COL - WR Bb COLM - WRM Bb	Precharge Row [P] ROWP - PRE Bb ROWP - REFP Bb						
Activate Row [A]	Ba,Bb different	Case AAd: t <sub>RR</sub>	Case ARd: No limit	Case AWd: No limit	Case APd: No limit						
ROWA - ACT Ba ROWP - REFA Ba ROWP - REFI Ba	Ba,Bb same	Case AAs: t <sub>RC</sub>	Case ARs: t <sub>RCD-R</sub>	Case AWs: t <sub>RCD-W</sub>	Case APs: t <sub>RAS</sub>						
Read Column [R]	Ba,Bb different	Case RAd: No limit	Case RRd: t <sub>CC</sub>	Case RWd: <sup>a</sup> t <sub>ARW</sub>	Case RPd: No limit						
COL - RD Ba	Ba,Bb same	Case RAs: <sup>b</sup> t <sub>RDP</sub> +t <sub>RP</sub>	Case RRs: t <sub>CC</sub>	Case RWs: <sup>a</sup> $t_{\Delta RW}$	Case RPs: t <sub>RDP</sub>						
Write Column [W]	Ba,Bb different	Case WAd: No limit	Case WRd <sup>c</sup> $t_{\Delta WR}$	Case WWd: t <sub>CC</sub>	Case WPd: No limit						
COL - WR Ba COLM - WRM Ba	Ba,Bb same	Case WAs <sup>b</sup> : t <sub>WRP</sub> +t <sub>RP</sub>	Case WRs: <sup>c</sup> t <sub>ΔWR</sub>	Case WWs: t <sub>CC</sub>	Case WPs: t <sub>WRP</sub>						
Precharge Row [P]	Ba,Bb different	Case PAd: No limit	Case PRd: No limit	Case PWd: No limit	Case PPd: tpp						
ROWP - PRE Ba ROWP - REFP Ba	Ba,Bb same	Case PAs: t <sub>RP</sub>	Case PRs: <sup>d</sup> t <sub>RP</sub> +t <sub>RCD-R</sub>	Case PWs: <sup>d</sup> t <sub>RP</sub> +t <sub>RCD-W</sub>	Case PPs: t <sub>RC</sub>						
See Examples:		Figure 4	Figure 5	Figure 6	Figure 7						

Table 7 Packet Interaction Summary

a.  $t_{\Delta RW}$  is equal to  $t_{CC} + t_{RW-BUB,XDRDRAM} + t_{CAC} - t_{CWD}$  and is defined in Table 17. This also depends upon propagation delay - See "Propagation Delay" on page 28.

b. A PRE command is needed between the RD and ACT/REFA commands or the WR/WRM and ACT/REFA commands.

c.  $t_{\Delta WR}$  is defined in Table 17.

d. An ACT command is needed between the PRE/REFP and RD commands or the PRE/REFP and WR/WRM commands.

The first request is shown along the vertical axis on the left of the table. The second request is shown along the horizontal axis at the top of the table. Each request includes a bank specification "Ba" and "Bb". The first and second banks may be the same, or they may be different. These two subcases for each interaction are shown along the vertical axis on the left.

There are 32 possible interaction cases altogether. The table gives each case a label of the form "xyz", where "x" and "y" are one of the four operation types ("A" for Activate, "R" for Read, "W" for Write, or "P" for Precharge) for the first and second request, respectively, and "z" indicates the same bank ("s") or different bank ("d").

Along the horizontal axis at the bottom of the table are cross references to four figures (Figure 4 through Figure 7). Each figure illustrates the eight cases in the corresponding vertical column. Thus, Figure 4 shows the eight cases when the second request is an activate operation ("A"). In the following discussion of the cases, only those in which the interaction interval is greater than  $t_{CYCLE}$  will be described.

### **Request Interaction Cases**

In Figure 4, the interaction interval for the AAd case is  $t_{\rm RR}$ . This parameter is the row-to-row time and is the minimum interval between activate commands to different banks of a device.

The interaction interval for the AAs case is  $t_{RC}$ . This is the row cycle time parameter and is the minimum interval between activate commands to same banks of a device. A precharge operation must be inserted between the two activate operations.

The interaction interval for the RAs case is  $t_{\rm RDP} + t_{\rm RP}$ . A precharge operation must be inserted between the read and activate operation. The minimum interval between a read and a precharge operation to a bank is  $t_{\rm RDP}$ . The minimum interval between a precharge and an activate operation to a bank is  $t_{\rm RP}$ .

The interaction interval for the WAs case is  $t_{WDP} + t_{RP}$ . A precharge operation must be inserted between the read and the activate operation. The minimum interval between a write and a precharge operation to a bank is  $t_{WDP}$ . The minimum interval between a precharge and an activate operation to a bank is  $t_{RP}$ .

The interaction interval for the PAs case is  $t_{\rm RP}$ . The minimum interval between a precharge and an activate operation to a bank is  $t_{\rm RP}$ .

In Figure 5, the interaction interval for the ARs case is  $t_{RCD-R}$ . This is the row-to-column-read time parameter and represents the minimum interval between an activate operation and a read operation to a bank.

The interaction interval for the RRd and RRs cases is  $t_{\rm CC}$ . This is the column-to-column time parameter and represents the

minimum interval between two read operations.

The interaction interval for the WRd and WRs cases is  $t_{\Delta WR}$ . This is the write-to-read time parameter and represents the minimum interval between a write and a read operation to any banks. See "Read/Write Interaction" on page 28.

The interaction interval for the PRs case is  $t_{RP}+t_{RCD-R}$ . An activate operation must be inserted between the precharge and the read operation. The minimum interval between a precharge and an activate operation to a bank is  $t_{RP}$ . The minimum interval between an activate and read operation to a bank is  $t_{RCD-R}$ .

In Figure 6, the interaction interval for the AWs case is  $t_{RCD-W}$ . This is the row-to-column-write timing parameter and represents the minimum interval between an activate operation and a write operation to a bank.

The interaction interval for the RWd and RWs cases is  $t_{\Delta RW}$ . This is the read-to-write time parameter and represents the minimum interval between a read and a write operation to any banks. See "Read/Write Interaction" on page 28.

The interaction interval for the WWd and WWs cases is  $t_{CC}$ . This is the column-to-column time parameter and represents the minimum interval between two write operations.


The interaction interval for the PWs case is  $t_{\rm RP} + t_{\rm RCD-W}$ . An activate operation must be inserted between the precharge and the write operation. The minimum interval between a precharge and an activate operation to a bank is  $t_{\rm RP}$ . The minimum interval between an activate and a write operation to a bank is  $t_{\rm RCD-W}$ .

In Figure 7, the interaction interval for the APs case is  $t_{\rm RAS}$  . This parameter is the minimum activate-to-precharge time to a bank.

The interaction intervals for the RPs and WPs cases are  $t_{RDP}$  and  $t_{WDP}$  respectively. These are the read- or write-to-precharge time parameters to a bank.

The interaction interval for the PPd case is  $t_{\rm PP}$ . This parameter is the precharge-to-precharge time and the minimum interval between precharge commands to different banks of a device.

The interaction interval for the PPs case is  $t_{RC}$ . This is the row cycle time parameter and the minimum interval between precharge commands to same banks of a device. An activate operation must be inserted between the two activate operations. This activate operation must be placed a time  $t_{RP}$  after the first, and a time  $t_{RAS}$  before the second precharge.



#### Figure 4 ACT-, RD-, WR-, PRE-to-ACT Packet Interactions




Figure 5 ACT-, RD-, WR-, PRE-to-RD Packet Interactions




Figure 6 ACT-, RD-, WR-, PRE-to-WR Packet Interactions




Figure 7 ACT-, RD, WR-, PRE-to-PRE Packet Interactions

### **Dynamic Request Scheduling**

Delay fields are present in the ROWA, COL, and ROWP packets. They permit the associated command to optionally wait for a time of one (or more)  $t_{CYCLE}$  before taking effect. This allows a memory controller more scheduling flexibility when issuing request packets. Figure 8 illustrates the use of the delay fields.

In the first timing diagram, a ROWA packet with an ACT command is present at cycle  $T_0$ . The DELA field is set to "1". This request packet will be equivalent to a ROWA packet with an ACT command at cycle  $T_1$  with the DELA field is set to "0". This equivalence should be used when analyzing request packet interactions.

In the second timing diagram, a COL packet with a RD command is present at cycle  $T_0$ . The DELC field is set to "1". This request packet will be equivalent to a COL packet with an RD command at cycle  $T_1$  with the DELC field is set to "0". This equivalence should be used when analyzing request packet interactions.

In a similar fashion, a COL packet with a WR command is present at cycle  $T_{12}$ . The DELC field is set to "1". This request packet will be equivalent to a COL packet with a WR command at cycle  $T_{13}$  with the DELC field is set to "0". This equivalence should be used when analyzing request packet interactions.

In the COL packet with a RD command example, the read data delay  $T_{CAC}$  is measured between the Q read data packet and the virtual COL packet at cycle  $T_1$ .

Likewise, for the example with the COL packet with a WR command, the write data delay  $T_{CWD}$  is measured between the D write data packet and the virtual COL packet at cycle  $T_{13}$ .


In the third timing diagram, a ROWP packet with a PRE command is present at cycle  $T_0$ . The DEL field (POP[1:0]) is set to "11". This request packet will be equivalent to a ROWP packet with a PRE command at cycle  $T_1$  with the DEL field is set to "10", it will be equivalent to a ROWP packet with a PRE command at cycle  $T_2$  with the DEL field is set to "01", and it will be equivalent to a ROWP packet with a PRE command at cycle  $T_3$  with the DEL field is set to "00". This equivalence should be used when analyzing request packet interactions.

In the fourth timing diagram, a ROWP packet with a REFP command is present at cycle  $T_0$ . The DEL field (RA[7:6]) is set to "11". This request packet will be equivalent to a ROWP packet with a REFP command at cycle  $T_1$  with the DEL field is set to "10", it will be equivalent to a ROWP packet with a REFP command at cycle  $T_2$  with the DEL field is set to "01", and it will be equivalent to a ROWP packet with a REFP command at cycle  $T_3$  with the DEL field is set to "00". This equivalence should be used when analyzing request packet interactions.

The two examples for the REFA and REFI commands are identical to the example just described for the REFP command.

The ROWP packet allows two independent operations to be specified. A PRE precharge command uses the POP and BP fields, and the REFP, REFA, or REFI commands uses the ROP and RA fields. Both operations have an optional delay field (the POP field for the PRE command and the RA field with the REFP, REFA, or REFI commands). The two delay mechanisms are independent of one another. The POP field does not affect the timing of the REFP, REFA, or REFI commands, and the RA field does not affect the timing of the PRE command.

When the interactions of a ROWP packet are analyzed, it must be remembered that there are two independent commands specified, both of which may affect how soon the next request packet can be issued. The constraints from both commands in a ROWP packet must be considered, and the one that requires the longer time interval to the next request packet must be used by the memory controller. Furthermore, the two commands within a ROWP packet may not reference the same bank in the BP and RA fields.





## **Memory Operations**

### Write Transactions

Figure 9 shows four examples of memory write transactions. A transaction is one or more request packets (and the associated data packets) needed to perform a memory access. The state of the memory core and the address of the memory access determine how many request packets are needed to perform the access.

The first timing diagram shows a page-hit write transaction. In this case, the selected bank is already open (a row is already present in the sense amp array for the bank). In addition, the selected row for the memory access matches the address of the row already sensed (a page hit). This comparison must be done in the memory controller. In this example, the access is made to row Ra of bank Ba.

In this case, write data may be directly written into the sense amp array for the bank, and row operations (activate or precharge) are not needed. A COL packet with WR command to column Ca1 of bank Ba is presented on edge  $T_0$ , and a second COL packet with WR command to column Ca2 of bank Ba is presented on edge  $T_2$ . Two write data packets D(a1) and D(a2) follow these COL packets after the write data delay t<sub>CWD</sub> The two COL packets are separated by the column-cycle time t<sub>CC</sub>. This is also the length of each write data packet.

The second timing diagram shows an example of a page-miss write transaction. In this case, the selected bank is already open (a row is already present in the sense amp array for the bank). However, the selected row for the memory access does not match the address of the row already sensed (a page miss). This comparison must be done in the memory controller. In this example, the access is made to row Ra of bank Ba, and the bank contains a row other than Ra.


In this case, write data may be not be directly written into the sense amp array for the bank. It is necessary to close the present row (precharge) and access the requested row (activate). A precharge command (PRE to bank Ba) is presented on edge  $T_0$ . An activate command (ACT to row Ra of bank Ba) is presented on edge  $T_6$  a time  $t_{\rm RP}$  later. A COL packet with WR command to column Ca1 of bank Ba is presented on edge  $T_7$  a time  $t_{\rm RCD-W}$  later. A second COL packet with WR command to column Ca2 of bank Ba is presented on edge  $T_9$ . Two write

data packets D(a1) and D(a2) follow these COL packets after the write data delay  $t_{CWD}$ . The two COL packets are separated by the column-cycle time  $t_{CC}$ . This is also the length of each write data packet.

The third timing diagram shows an example of a page-empty write transaction. In this case, the selected bank is already closed (no row is present in the sense amp array for the bank). No row comparison is necessary for this case; however, the memory controller must still remember that bank Ba has been left closed. In this example, the access is made to row Ra of bank Ba.

In this case, write data may be not be directly written into the sense amp array for the bank. It is necessary to access the requested row (activate). An activate command (ACT to row Ra of bank Ba) is presented on edge T<sub>0</sub>. A COL packet with WR command to column Ca1 of bank Ba is presented on edge T<sub>1</sub> a time t<sub>RCD-W</sub> later. A second COL packet with WR command to column Ca2 of bank Ba is presented on edge T<sub>3</sub>. Two write data packets D(a1) and D(a2) follow these COL packets after the write data delay t<sub>CWD</sub>. The two COL packets are separated by the column-cycle time t<sub>CC</sub>. This is also the length of each write data packet. After the final write command, it may be necessary to close the present row (precharge). A precharge command (PRE to bank Ba) is presented on edge T<sub>13</sub> a time  $t_{WRP}$  after the last COL packet with a WR command. The decision whether to close the bank or leave it open is made by the memory controller and its page policy.

The fourth timing diagram shows another example of a pageempty write transaction. This is similar to the previous example except that only a single write command is presented, rather than two write commands. This example shows that even with a minimum length write transaction, the t<sub>RAS</sub> parameter will not be a constraint. The t<sub>RAS</sub> measures the minimum time between an activate command and a precharge command to a bank. This time interval is also constrained by the sum t<sub>RCD-</sub> w+twRP which will be larger for a write transaction. These two constraints (  $t_{RAS}$  and  $t_{RCD-W}+t_{WRP}$ ) will be a function of the memory device's speed bin and the data transfer length (the number of write commands issued between the activate and precharge commands), and the t<sub>RAS</sub> parameter could become a constraint for write transactions for future speed bins. In this example, the sum t<sub>RCD-W</sub>+t<sub>WRP</sub> is greater than t<sub>RAS</sub> by the amount  $\Delta t_{RAS}$ .



#### **Read Transactions**

Figure 10 shows four examples of memory read transactions. A transaction is one or more request packets (and the associated data packets) needed to perform a memory access. The state of the memory core and the address of the memory access determine how many request packets are needed to perform the access.

The first timing diagram shows a page-hit read transaction. In this case, the selected bank is already open (a row is already present in the sense amp array for the bank). In addition, the selected row for the memory access matches the address of the row already sensed (a page hit). This comparison must be done in the memory controller. In this example, the access is made to row Ra of bank Ba.

In this case, read data may be directly read from the sense amp array for the bank, and no row operations (activate or precharge) are needed. A COL packet with RD command to column Ca1 of bank Ba is presented on edge T<sub>0</sub>, and a second COL packet with RD command to column Ca2 of bank Ba is presented on edge T<sub>2</sub>. Two read data packets Q(a1) and Q(a2) follow these COL packets after the read data delay t<sub>CAC</sub>. The two COL packets are separated by the column-cycle time t<sub>CC</sub>. This is also the length of each read data packet.

The second timing diagram shows an example of a page-miss read transaction. In this case, the selected bank is already open (a row is already present in the sense amp array for the bank). However, the selected row for the memory access does not match the address of the row already sensed (a page miss). This comparison must be done in the memory controller. In this example, the access is made to row Ra of bank Ba, and the bank contains a row other than Ra.


In this case, read data may not be directly read from the sense amp array for the bank. It is necessary to close the present row (precharge) and access the requested row (activate). A precharge command (PRE to bank Ba) is presented on edge  $T_0$ . An activate command (ACT to row Ra of bank Ba) is presented on edge  $T_6$  a time  $t_{RP}$  later. A COL packet with RD command to column Ca1 of bank Ba is presented on edge  $T_{11}$ a time  $t_{RCD-R}$  later. A second COL packet with RD command to column Ca2 of bank Ba is presented on edge  $T_{13}$ . Two read data packets Q(a1) and Q(a2) follow these COL packets after the read data delay  $t_{CAC}$ . The two COL packets are separated by the column-cycle time  $t_{CC}$ . This is also the length of each read data packet.

The third timing diagram shows an example of a page-empty write transaction. In this case, the selected bank is already closed (no row is present in the sense amp array for the bank). No row comparison is necessary for this case; however, the memory controller must still remember that bank Ba has been left closed. In this example, the access is made to row Ra of bank Ba.

In this case, read data may not be directly read from the sense amp array for the bank. It is necessary to access the requested row (activate). An activate command (ACT to row Ra of bank Ba) is presented on edge T<sub>0</sub>. A COL packet with RD command to column Ca1 of bank Ba is presented on edge T5 a time t<sub>RCD-R</sub> later. A second COL packet with RD command to column Ca2 of bank Ba is presented on edge T7. Two read data packets Q(a1) and Q(a2) follow these COL packets after the read data delay t<sub>CAC</sub>. The two COL packets are separated by the column-cycle time  $t_{CC}$ . This is also the length of each read data packet. After the final read command, it may be necessary to close the present row (precharge). A precharge command ----PRE to bank Ba — is presented on edge  $T_{10}$  a time  $t_{RDP}$  after the last COL packet with a RD command. Whether the bank is closed or left open depends on the memory controller and its page policy.

The fourth timing diagram shows another example of a pageempty read transaction. This is similar to the previous example except that it uses one read command instead of two read commands. In this case, the core parameter  $t_{RAS}$  may also be a constraint upon when the precharge command may be issued.

The  $t_{RAS}$  measures the minimum time between an activate command and a precharge command to a bank. This time interval is also constrained by the sum  $t_{RCD-R} + t_{RDP}$  and must be set to whichever is larger. These two constraints ( $t_{RAS}$  and  $t_{RCD-R} + t_{RDP}$ ) will be a function of the memory device's speed bin and the data transfer length (the number of read commands issued between the activate and precharge commands). In this example, the  $t_{RAS}$  is greater than the sum  $t_{RCD-R} + t_{RDP}$  by the amount  $\Delta t_{RDP}$ 



#### **Interleaved Transactions**

Figure 11 shows two examples of interleaved transactions. Interleaved transactions are overlapped with one another; a transaction is started before an earlier one is completed.

The timing diagram at the top of the figure shows interleaved write transactions. Each transaction assumes a page-empty access; that is, a bank is in a closed state prior to an access, and is precharged after the access. With this assumption, each transaction requires the same number of request packets at the same relative positions. If banks were allowed to be in an open state, then each transaction would require a different number of request packets depending upon whether the transaction was page-empty, page-hit, or page-miss. This situation is more complicated for the memory controller, and will not be analyzed in this document.

In the interleaved page-empty write example, there are four sets of request pins RQ11..0 shown along the left side of the timing diagram. The first three show the timing slots used by each of the three request packet types (ACT, COL, and PRE), and the fourth set (ALL) shows the previous three merged together. This allows the pattern used for allocating request slots for the different packets to be seen more clearly.

The slots at {T<sub>0</sub>, T<sub>4</sub>, T<sub>8</sub>, T<sub>12</sub>, ...} are used for ROWA packets with ACT commands. This spacing is determined by the t<sub>RR</sub> parameter. There should not be interference between the interleaved transactions due to resource conflicts because each bank address — Ba, Bb, Bc, Bd, and Be — is assumed to be different from another. If two of the bank addresses are the same, the later transaction would need to wait until the earlier transaction had completed its precharge operation. Five different banks are needed because the effective t<sub>RC</sub> (t<sub>RC</sub>+ $\Delta$ t<sub>RC</sub>) is 20\*t<sub>CYCLE</sub>.

The slots at {T<sub>1</sub>, T<sub>3</sub>, T<sub>5</sub>, T<sub>7</sub>, T<sub>9</sub>, T<sub>11</sub>, ...} are used for COL packets with WR commands. This frequency of the COL packet spacing is determined by the t<sub>CC</sub> parameter and by the fact that there are two column accesses per row access. The phasing of the COL packet spacing is determined by the t<sub>RCD-W</sub> parameter. If the value of t<sub>RCD-W</sub> required the COL packets to occupy the same request slots as the ROWA packets (this case is not shown), the DELC field in the COL packet could be used to place the COL packet one t<sub>CYCLE</sub> earlier.

The DQ bus slots at { $T_4$ ,  $T_6$ ,  $T_8$ ,  $T_{10}$ , ...} carry the write data packets {D(a1), D(a2), D(b1), D(b2), ....}. Two write data packets are written to a bank in each transaction. The DQ bus is completely filled with write data; no idle cycles need to be introduced because there are no resource conflicts in this example.

The slots at {T<sub>14</sub>, T<sub>18</sub>, T<sub>22</sub>, ...} are used for ROWP packets with PRE commands. This frequency of ROWP packet spacing is determined by the t<sub>PP</sub> parameter. The phasing of the ROWP packet spacing is determined by the t<sub>WRP</sub> parameter. If the value of t<sub>WRP</sub> required the ROWP packets to occupy the same request slots as the ROWA or COL packets already assigned (this case is not shown), the delay field in the ROWP packet could be used to place the ROWP packet one or more t<sub>CYCLE</sub>s earlier.


There is an example of an interleaved page-empty read at the bottom of the figure. As before, there are four sets of request pins RQ11..0 shown along the left side of the timing diagram, allowing the pattern used for allocating request slots for the different packets to be seen more clearly.

The slots at { $T_0$ ,  $T_4$ ,  $T_8$ ,  $T_{12}$ , ...} are used for ROWA packets with ACT commands. This spacing is determined by the  $t_{RR}$ parameter. There should not be interference between the interleaved transactions due to resource conflicts because each bank address — Ba, Bb, Bc, and Bd — is assumed to be different from another. Four different banks are needed because the effective  $t_{RC}$  is  $16*t_{CYCLE}$ .

The slots at {T<sub>5</sub>, T<sub>7</sub>, T<sub>9</sub>, T<sub>11</sub>, ...} are used for COL packets with RD commands. This frequency of the COL packet spacing is determined by the t<sub>CC</sub> parameter and by the fact that there are two column accesses per row access. The phasing of the COL packet spacing is determined by the t<sub>RCD-R</sub> parameter. If the value of t<sub>RCD-R</sub> required the COL packets to occupy the same request slots as the ROWA packets (this case is not shown), the DELC field in the COL packet could be used to place the packet one t<sub>CYCLE</sub> earlier.

The DQ bus slots at { $T_{11}$ ,  $T_{13}$ ,  $T_{15}$ ,  $T_{17}$ , ...} carry the read data packets {Q(a1), Q(a2), Q(b1), Q(b2), ...}. Two read data packets are read from a bank in each transaction. The DQ bus is completely filled with read data — that is, no idle cycles need to be introduced because there are no resource conflicts in this example.

The slots at { $T_{10}$ ,  $T_{14}$ ,  $T_{18}$ ,  $T_{22}$ , ...} are used for ROWP packet ets with PRE commands. This frequency of the ROWP packet spacing is determined by the  $t_{PP}$  parameter. The phasing of the ROWP packet spacing is determined by the  $t_{RDP}$  parameter. If the value of  $t_{RDP}$  required the ROWP packets to occupy the same request slots as the ROWA or COL packets already assigned (this case is not shown), the delay field in the ROWP packet could be used to place the ROWP packet one or more  $t_{CYCLE}$ s earlier.



#### **Read/Write Interaction**

The previous section described overlapped read transactions and overlapped write transactions in isolation. This section will describe the interaction of read and write transactions and the spacing required to avoid channel and core resource conflicts.

Figure 12 shows a timing diagram (top) for the first case, a write transaction followed by a read transaction. Two COL packets with WR commands are presented on cycles T<sub>0</sub> and  $T_2$ . The write data packets are presented a time  $t_{CWD}$  later on cycles  $T_3$  and  $T_5$ . The device requires a time  $t_{\Delta WR}$  after the second COL packet with a WR command before a COL packet with a RD command may be presented. Two COL packets with RD commands are presented on cycles  $T_{11}$  and  $T_{13}$ . The read data packets are returned a time  $t_{\mbox{CAC}}$  later on cycles  $T_{17}$ and T<sub>19</sub>. The time t<sub>AWR</sub> is required for turning around internal bidirectional interconnections (inside the device). This time must be observed regardless of whether the write and read commands are directed to the same bank or different banks. A gap t<sub>WR-BUB,XDRDRAM</sub> will appear on the DQ bus between the end of the D(a2) packet and the beginning of the Q(b1) packet (measured at the appropriate packet reference points). The size of this gap can be evaluated by calculating the difference between cycles T<sub>2</sub> and T<sub>17</sub> using the two timing paths:

 $t_{WR-BUB,XDRDRAM} \le t_{\Delta WR} + t_{CAC} - t_{CWD} - t_{CC}$ 

In this example, the value of  $t_{WR-BUB,XDRDRAM}$  is greater than its minimum value of  $t_{WR-BUB,XDRDRAM,MIN}$ . The values of  $t_{\Delta WR}$  and  $t_{CAC}$  are equal to their minimum values.

In the second case, the timing diagram displayed at the bottom of Figure 12 illustrates a read transaction followed by a write transaction. Two COL packets with RD commands are presented on cycles T<sub>0</sub> and T<sub>2</sub>. The read data packets are returned a time t<sub>CAC</sub> later on cycles T<sub>6</sub> and T<sub>8</sub>. The device requires a time  $t_{\Delta RW}$  after the second COL packet with a RD command before a COL packet with a WR command may be presented. Two COL packets with WR commands are presented on cycles  $T_{10}$  and  $T_{12}$ . The write data packets are presented a time  $t_{CWD}$ later on cycles  $T_{13}$  and  $T_{15}$ . The time  $t_{\Delta RW}$  is required for turning around the external DQ bidirectional interconnections (outside the device). This time must be observed regardless whether the read and write commands are directed to the same bank or different banks. The time  $t_{\Delta RW}$  depends upon four timing parameters, and may be evaluated by calculating the difference between cycles T<sub>2</sub> and T<sub>13</sub> using the two timing paths:

 $t_{\Delta RW} + t_{CWD} = t_{CAC} + t_{CC} + t_{RW-BUB,XDRDRAM}$ 

or

 $t_{\Delta RW} = (t_{CAC} - t_{CWD}) + t_{CC} + t_{RW-BUB,XDRDRAM}$ 

In this example, the values of  $t_{\Delta RW}$ ,  $t_{CAC}$ ,  $t_{CWD}$ ,  $t_{CC}$ , and  $t_{RW-BUB,XDRDRAM}$  are equal to their minimum values.

#### **Propagation Delay**

Figure 13 shows two timing diagrams that display the systemlevel timing relationships between the memory component and the memory controller.

The timing diagram at the top of the figure shows the case of a write-read-write command and data at the memory component. In this case, the timing will be identical to what has already been shown in the previous sections; i.e. with all timing measured at the pins of the memory component. This timing diagram was produced by merging portions of the top and bottom timing diagrams in Figure 12.


The example shown is that of a single COL packet with a write command, followed by a single COL packet with a read command, followed by a second COL packet with a write command. These accesses all assume a page-hit to an open bank.

A timing interval  $t_{\Delta WR}$  is required between the first WR command and the RD command, and a timing interval  $t_{\Delta RW}$  is required between the RD command and the second WR command. There is a write data delay  $t_{CWD}$  between each WR command and the associated write data packet D. There is a read data delay  $t_{CAC}$  between the RD command and the associated read data packet Q. In this example, all timing parameters have assumed their minimum values except  $t_{WR-BUB,XDRDRAM}$ .

The lower timing diagram in the figure shows the case where timing skew is present between the memory controller and the memory component. This skew is the result of the propagation delay of signal wavefronts on the wires carrying the signals.

The example in the lower diagram assumes that there is a propagation delay of  $t_{PD-RQ}$  along both the RQ wires and the CFM/CFMN clock wires between the memory controller and the memory component (the value of  $t_{PD-RQ}$  used here is  $1*t_{CYCLE}$ ). Note that in an actual system the  $t_{PD-RQ}$  value will be different for each memory component connected to the RQ wires.

In addition, it is assumed that there is a propagation delay  $t_{PD-D}$  along the DQ/DQN wires between the memory controller and the memory component (the direction in which write data travels, and it is assumed that there is the same propagation delay  $t_{PD-Q}$  along the DQ/DQN wires between the memory component and the memory controller (the direction in which read data travels). The sum of these two propagation delays is also denoted by the timing parameter  $t_{PD-CYC} = t_{PD-D} + t_{PD-O}$ .



As a result of these propagation delays, the position of packets will have timing skews that depend upon whether they are measured at the pins of the memory controller or the pins of the memory component. For example, the CFM/CFMN signals at the pins of the memory component are  $t_{PD-RQ}$  later than at the pins of the memory controller. This is shown by the cycle numbering of the CFM/CFMN signals at the two locations — in this example cycle  $T_1$  at the memory component.

All the request packets on the RQ wires will have a  $t_{PD-RQ}$  skew at the memory component relative to the memory controller in this example. Because the  $t_{PD-D}$  propagation delay of write data matches the  $t_{PD-RQ}$  propagation delay of the write command, the controller may issue the write data packet D(a0) relative to the COL packet with the first write command "WR a0" with the normal write data delay  $t_{CWD}$ . If the propagation delays between the memory controller and memory component were different for the RQ and DQ buses (not shown in this example), the write data delay at the memory controller would need to be adjusted.

A propagation delay is seen by the read command — that is, the read command will be delayed by a  $t_{PD-RQ}$  skew at the memory component relative to the memory controller. The memory component will return the read data packet Q(b0) relative to this read command with the normal read data delay  $t_{CAC}$  (at the pins of the memory component).

The read data packet will be skewed by an additional propagation delay of  $t_{PD-Q}$  as it travels from the memory component back to the memory controller. The effective read data delay measured between the read command and the read data at the memory controller will be  $t_{CAC} + t_{PD-RQ} + t_{PD-Q}$ .

The  $t_{PD-RQ}$  factor is caused by the propagation delay of the request packets as they travel from memory controller to memory component. The  $t_{PD-Q}$  factor is caused by the propagation delay of the read data packets as they travel from memory component to memory controller.

All timing parameters will be equal to their minimum values except  $t_{WR-BUB,XDRDRAM}$  (as in the top diagram), and the timing parameters  $t_{RW-BUB,XDRDRAM}$  and  $t_{\Delta RW}$ . These will be larger than their minimum values by the amount ( $t_{PD,CYC}$  $t_{PD,CYC,MIN}$ ), where  $t_{PD,CYC} = t_{PD-D} + t_{PD-Q}$ . This may be seen by evaluating the two timing paths between cycle  $T_9$  at the Controller and cycle  $T_{21}$  at the XDR DRAM:

 $t_{\Delta RW} + t_{PD-RQ} + t_{CWD} =$  $t_{PD-RQ} + t_{CAC} + t_{CC} + t_{RW-BUB,XDRDRAM}$ 

or

 $t_{\Delta RW} = (t_{CAC} - t_{CWD}) + t_{CC} + t_{RW-BUB,XDRDRAM}$ 

The following relationship was shown for Figure 12  $t_{\Delta RW,MIN} = (t_{CAC} - t_{CWD}) + t_{CC} + t_{RW-BUB,XDRDRAM,MIN}$ 

or

 $(t_{\Delta RW} - t_{\Delta RW}, MIN) =$  $(t_{RW-BUB,XDRDRAM} - t_{RWBUB,XDRDRAM,MIN})$ 

In other words, the two timing parameters  $t_{RW-BUB,XDRDRAM}$ and  $t_{\Delta RW}$  will change together. The relationship of this change to the propagation delay  $t_{PD,CYC}$  (=  $t_{PD-D}+t_{PD-Q}$ ) can be derived by looking at the two timing paths from T15 to T21 at the XDR DRAM:

 $t_{PD-Q} + t_{CC} + t_{RW-BUB,XIO} + t_{PD-D} =$  $t_{CC} + t_{RW-BUB,XDRDRAM}$ 

or

 $t_{RW-BUB,XDRDRAM} = t_{RW-BUB,XIO} + t_{PD-D} + t_{PD-Q}$ 

or

 $t_{RW-BUB,XDRDRAM} = t_{RW-BUB,XIO} + t_{PD,CYC}$ 

in a system with minimum propagation delays: t<sub>RW-BUB,XDRDRAM,MIN</sub> = t<sub>RW-BUB,XIO</sub> + t<sub>PD,CYC,MIN</sub>


and since  $t_{RW-BUB,XIO}$  is equal to  $t_{RW-BUB,XIO,MIN}$  in both


cases, the following is true: (t<sub>PD,CYC</sub> - t<sub>PD,CYC,MIN</sub>) = (t<sub>RW-BUB,XDRDRAM</sub> - t<sub>RW-BUB,XDRDRAM,MIN</sub>) =

 $(t_{\Delta RW} - t_{\Delta RW,MIN}) =$ 

In other words, the values of the  $t_{RW-BUB,XDRDRAM,MIN}$  and  $t_{\Delta RW,MIN}$  timing parameters correspond to the value of  $t_{PD,CYC,MIN}$  for the system (this is equal to one  $t_{CYCLE}$ ). As  $t_{PD,CYC}$  is increased from this minimum value,  $t_{RW}$ -BUB,XDRDRAM and  $t_{\Delta RW}$  increase from their minimum values by an equivalent amount.

#### Figure 13 Propagation Delay





Data Sheet E1033E30 (Ver. 3.0)

## **Register Operations**

### **Serial Transactions**

The serial interface consists of five pins. This includes RST, SCK, CMD, SDI, and SDO. SDO uses CMOS signaling levels. The other four pins use RSL signaling levels. RST, CMD, SDI, and SDO use a timing window which surrounds the falling edge of SCK). The RST pin is used for initialization.

Figure 14 and Figure 15 show examples of a serial write transaction and a serial read transaction. Each transaction starts on cycle  $S_4$  and requires 32 SCK edges. The next serial transaction can begin on cycle  $S_{36}$ . SCK does not need to be asserted if there is no transaction.

### **Serial Write Transaction**

The serial device write transaction in Figure 14 begins with the Start[3:0] field. This consists of bits "1100" on the CMD pin. This indicates to the XDR DRAM that the remaining 28 bits constitute a serial transaction.

The next two bits are the SCMD[1:0] field. This field contains the serial command, the bits 00 in the case of a serial device write transaction.

The next eight bits are "00" and the SID[5:0] field. This field contains the serial identification of the device being accessed.

The next eight bits are the SADR[7:0] field. This field contains the serial address of the control register being accessed.

A single bit "0" follows next. This bit allows one cycle for the access time to the control register.

The next eight bits on the CMD pin is the SWD[7:0] field. This is the write data that is placed into the selected control register.

A final bit "0" is driven on the CMD pin to finish the serial write transaction.

A serial broadcast write is identical except that the contents of the SID[5:0] field in the transaction is ignored and all devices preform the register write. The SDI and SDO pins are not used during either serial write transaction.

### Serial Read Transaction

The serial device read transaction in Figure 15 begins with the Start[3:0] field. This consists of bits "1100" on the CMD pin. This indicates that the remaining 28 bits constitute a serial transaction.

The next two bits are the SCMD[1:0] field. This field contains the serial command, and the bits "10" in the case of a serial device read transaction.

The next eight bits are "00" and the SID[5:0] field. This field contains the serial identification of the device being accessed.

The next eight bits are the SADR[7:0] field and contain the serial address of the control register being accessed.

A single bit "0" follows next. This bit allows one cycle for the access time to the control register and time to turn on the SDO output driver.

The next eight bits on the CMD pin are the sequence "00000000". At the same time, the eight bits on the SDO pin are the SRD[7:0] field. This is the read data that is accessed from the selected control register. Note the output timing convention here: bit SRD[7] is driven from a time  $t_{Q,SI,MAX}$  after edge S<sub>26</sub> to a time  $t_{Q,SI,MIN}$  after edge S<sub>27</sub>. The bit is sampled in the controller by the edge S<sub>27</sub>

A final bit "0" is driven on the CMD pin to finish the serial read transaction.


A serial forced read is identical except that the contents of the SID[5:0] field in the transaction is ignored and all devices preform the register read. This is used for device testing.

Figure 16 shows the response of a DRAM to a serial device read transaction when its internal SID[5:0] register field doesn't match the SID[5:0] field of the transaction. Instead of driving read data from an internal register for cycle edges  $S_{27}$  through  $S_{34}$  on the SDO output pin, it passes the input data from the SDI input pin to the SDO output pin during this same period.


### Table 8 SCMD Field Encoding Summary

SCMD [1:0]	Command	Description
00	SDW	Serial device write — one device is written, the one whose SID[5:0] register matches the SID[5:0] field of the transaction.
01	SBW	Serial broadcast write — all devices are written, regardless of the contents of the SID[5:0] register and the SID[5:0] transaction field
10	SDR	Serial device read — one device is read, the one whose SID[5:0] register matches the SID[5:0] field of the transaction.
11	SFR	Serial forced read — all devices are read, regardless of the contents of the SID[5:0] register and the SID[5:0] transaction field


#### Figure 14 Serial Write Transaction



#### Figure 15 Serial Read Transaction – Selected DRAM



#### Figure 16 Serial Read Transaction - Non-selected DRAM



#### **Register Summary**

Figure 17 through Figure 33 show the control registers in the memory component. The control registers are responsible for configuring the component's operating mode, for managing power state transitions, for managing refresh, and for managing calibration operations.

A control register may contain up to eight bits. Each figure shows defined bits in white and reserved bits in gray. Reserved bits must be written as 0 and must be ignored when read. Write-only fields must be ignored when read

Each figure displays the following register information:

- 1. register name
- 2. register mnemonic
- 3. register address (SADR[7:0] value needed to access it)
- 4. read-only, write-only or read-write
- 5. initialization state
- 6. description of each defined register field

Figure 17 shows the Serial Identification register. This register contains the SID[5:0] (serial identification field). This field contains the serial identification value for the device. The value is compared to the SID[5:0] field of a serial transaction to determine if the serial transaction is directed to this device. The serial identification value is set during the initialization sequence.

Figure 18 shows the Configuration Register. It contains two fields. The first is the WIDTH field. This field allows the number of DQ/DQN pins used for memory read and write accesses to be adjusted. The SLE field enables data to be written into the memory through the serial interface using the WDSL register.



Figure 19 shows the Power Management Register. It contains two fields. The first is the PX field. When this field is written with a 1, the memory component transitions from powerdown to active state. It is usually unnecessary to write a 0 into this field; this is done automatically by the PDN command in a COLX packet. The PST field indicates the current power state of the memory component.

Figure 20 shows the Write Data Serial Load Register. It permits data to be written into memory via the Serial Interface.

Figure 23 shows the Refresh Bank Control Register. It contains two fields: BANK and MBR. The BANK field is read-write and contains the bank address used by self-refresh during the powerdown state. The MBR field controls how many banks are refreshed during each refresh operation. Figure 24, Figure 25, and Figure 26 show different fields of the Refresh Row Register (high, middle, and low). This read-write field contains the row address used by self- and auto-refresh. See "Refresh Transactions" on page 40 for more details.

Figure 28 and Figure 29 show the Current Calibration 0 and 1 registers. They contain the CCVALUE0 and CCVALUE1 fields, respectively. These are read-write fields which control the amount of IOL current driven by the DQ and DQN pins during a read transaction. The Current Calibration 0 Register controls the even-numbered DQ and DQN pins, and the Current Calibration 1 controls the odd-numbered DQ and DQN pins.

Figure 32 shows the test registers. It is used during device testing. It is not to be read or written during normal operation.

Figure 33 shows the DLY register. This is used to set the value of  $t_{CAC}$  and  $t_{CWD}$  used by the component. See "Timing Parameters" on page 62

	7	6	5	4	3	2	1	0	Serial Identification Register Read-only register
Ш	reserved SID[5:0]			SADR[7:0]: 00000001 <sub>2</sub> SID[7:0] resets to 00000000 <sub>2</sub>					
									→ SID[5:0] - Serial Identification field. This field contains the serial identification value for the device. The value is compared to the SID[5:0] field of a serial transaction to determine if the serial transaction is directed to this device. The serial identification value is set during the initialization sequence.

76	5	4	3	2	1	0	_	Configuration Register	Read/write register
rsrv	rsrv	SLE	rsrv	WI	DTH	[2:0]		SADR[7:0]: 00000010 <sub>2</sub>	CFG[7:0] resets to 00000100 <sub>2</sub>
					L			► WIDTH[2:0] - Device interfa	ce width field.
								$000_2$ - Reserved.	
								$001_2$ - Reserved.	
								$010_2$ - x4 device width	
								$011_2$ - x8 device width	
								$100_2$ - x16 device width	
								101 <sub>2</sub> , 110 <sub>2</sub> , 111 <sub>2</sub> - Reserved	1
								► SLE - Serial Load enable field	1.
								0 <sub>2</sub> - WDSL-path-to-memor	ry disabled
								1 <sub>2</sub> - WDSL-path-to-memor	ry enabled

#### Figure 18 Configuration (CFG) Register

Figure 19 Power Management (PM) Register


7	6	5	4	3	2	1	0	Power Management Register Read/write register
PST	[1:0]	reserved						SADR[7:0]: 00000011 <sub>2</sub> PM[7:0] resets to 00000000 <sub>2</sub>
								<ul> <li>PX - Powerdown exit field.(write-one-only, read=zero)</li> <li>0<sub>2</sub> - Powerdown entry - do not write zero - use PDN command</li> <li>1<sub>2</sub> - Powerdown exit - write one to exit</li> <li>PST[1:0] - Power state field (read-only).</li> <li>00<sub>2</sub> - Powerdown (with self-refresh)</li> <li>01<sub>2</sub> - Active/active-idle</li> <li>10<sub>2</sub> - reserved</li> <li>11<sub>2</sub> - reserved</li> </ul>

#### Figure 20 Write Data Serial Load (WDSL) Control Register

7 6 5	4	3	2	1	0	Write Data Serial Load Control Register Read/write register
	WDSI	D[7:0]				<ul> <li>SADR[7:0]: 00000100<sub>2</sub> WDSL[7:0] resets to 00000000<sub>2</sub></li> <li>→ WDSD[7:0] - Writing to this register places eight bits of data into the serial-to-parallel conversion logic (the "Demux" block of Figure 2). Writing to this register "2x16" times accumulates a full "t<sub>CC</sub>" worth of write data. A subsequent WR command (with SLE=1 in CFG register in Figure 18) will write this data (rather than DQ data) to the sense amps of a memory bank. The shifting order of the write data is shown in Table 10.</li> </ul>

F	igure 21	RQ	Scan H	ligh (F	ROH) R	egiste	r			
	7	6	5	4	3	2	1	0	RQ Scan High Register	Read/write register
		rese	rved			RQI	H[3:0]		SADR[7:0]: 00000110 <sub>2</sub>	RQH[7:0] resets to 000000002
								L	 ► RQH[3:0] - Latched value of	RQ[11:8] in RQ wire test mode.

#### Figure 22 RQ Scan Low (RQL) Register



#### Figure 23 Refresh Bank (REFB) Control Register

7	6	5	4	3	2	1	0	 Refresh Bank Control Register	Read/write register	
MBR[1:0]		reserved			B	ANK[	2:0]	SADR[7:0]: 00001000 <sub>2</sub>	REFB[7:0] resets to 000000002	
								 <ul> <li>BANK[2:0] - Refresh bank fiel This field returns the bank add ation when in Powerdown pow</li> </ul>	lress for the next self-refresh oper-	
								 <ul> <li>MBR[1:0] - Multi-bank and mu 00<sub>2</sub> - Single-bank refresh. 01<sub>2</sub> - Reserved</li> </ul>	ılti-row refresh control field. 10 <sub>2</sub> - Reserved 11 <sub>2</sub> - Reserved	

Figure 24	Ref	resh H	ligh (R	EFH) R	Row Re	egister		
7	6	5	4	3	2	1	0	Refresh High Row Register Read/write register
			rese	rved				SADR[7:0]: 00001001 <sub>2</sub> REFH[7:0] resets to 00000000 <sub>2</sub>
								reserved - Refresh row field. This field contains the high-order bits of the row address that will be refreshed during the next refresh interval. This row address will be incremented after a REFI command for auto-refresh, or when the BANK[2:0] field for the REFB register equals the max- imum bank address for self-refresh.

Figure 25 Refresh Middle (REFM) Row Register

7	6	5	4	3	2	1	0	Refresh Middle Row Register Read/write register
	reser	rved			<b>R</b> [1	1:8]		SADR[7:0]: 00001010 <sub>2</sub> REFM[7:0] resets to 00000000 <sub>2</sub>
							L	→ R[11:8] - Refresh row field. This field contains the middle-order bits of the row address that will be refreshed during the next refresh interval. This row address will be incremented after a REFI command for auto- refresh, or when the BANK[2:0] field for the REFB register equals the maximum bank address for self-refresh.

### Figure 26 Refresh Low (REFL) Row Register

7	7 6 5 4 3 2 R[7:0]				2	1		Refresh Low Row Register SADR[7:0]: 00001011 <sub>2</sub>	Read/write register REFL[7:0] resets to 00000000 <sub>2</sub>
							L	be refreshed during the next will be incremented after a I	order bits of the row address that will t refresh interval. This row address REFI command for auto-refresh, or for the REFB register equals the max- refresh.

### Figure 27 IO Configuration (IOCFG) Register

7	6 5 4 3 2		1	0	IO Configuration Register	Read/write register			
	reserved					ODI	F[1:0]	SADR[7:0]: 00001111 <sub>2</sub>	IOCFG[7:0] resets to 000000002
								→ ODF[1:0] - Overdrive Func	
								00 - Nominal V <sub>OSW,DQ</sub> rang	ge
								01 - reserved	
								10 - reserved	
								11 - reserved	

F	igure 28	Cur	rent C	alibrat	tion 0	(CC0)	Regist	er	
	7	6	5	4	3	2	1	0	Current Calibration 0 Register Read/write register
	reser	ved		C	CVAL	UE0[5	:0]		SADR[7:0]: 00010000 <sub>2</sub> CC0[7:0] resets to 00001111 <sub>2</sub>
									<ul> <li>CCVALUE0[5:0] - Current calibration value field. This field controls the amount of current drive for the even-num- bered DQ and DQN pins.</li> </ul>

### Figure 29 Current Calibration 1 (CC1) Register


7	6	5	4	3	2	1	0	Current Calibration 1 Register	Read/write register
rese	rved		С	CVAL	UE1[5:	:0]		SADR[7:0]: 00010001 <sub>2</sub>	CC1[7:0] resets to 00001111 <sub>2</sub>
							L	CCVALUE1[5:0] - Current calil This field controls the amount bered DQ and DQN pins.	bration value field. of current drive for the odd-num-

### Figure 30 Read Only Memory 0 (ROM0) Register

7	7 6 5 4 3 2 1 0					1	0	_	Read Only Memory 0 Register	Read-only register				
	VEND	OR[3	:0]		MA	SK[3:0	]		SADR[7:0]: 00010110 <sub>2</sub> ROM0[7:0] resets to 0010					
							L		<ul> <li>MASK[3:0] - Version number of mas VENDOR[3:0] - Vendor number for 0010 - Elpida</li> </ul>					

### Figure 31 Read Only Memory 1 (ROM1) Register

76	6 5 4 3		2 1		0		Read Only Memory 1 Register	Read-only register			
BB[1:0]	BB[1:0] RB[2:0]		C			SADR[7:0]: 00010111 <sub>2</sub>	ROM0[7:0] resets to bbrrrccc				
							<ul> <li>CB[2:0] - Column address bits:</li> <li>RB[2:0] - Row address bits:</li> <li>BB[1:0] - Bank address bits: These three fields indicate how address bits are present. An off field value to give the number of</li> </ul>	<pre>#bits = 10 +RB[2:0] #bits = 2 +BB[1:0] many column, row, and bank fset of {6,10,2} is added to the</pre>			



### Figure 33 Delay (DLY) Control Register

7	6	5	4	3	2	1	0	DLY Register Read/write register
	CWD	[3:0]		CAC[3:0]				SADR[7:0]: 00011111 <sub>2</sub> DLY[7:0] resets to 00110110 <sub>2</sub>
						L		<ul> <li>CAC[3:0] - Programmed value of t<sub>CAC</sub> timing parameter: 0110<sub>2</sub> - t<sub>CAC</sub> = 6*t<sub>CYCLE</sub> 1000<sub>2</sub> - t<sub>CAC</sub> = 8*t<sub>CYCLE</sub> 0111<sub>2</sub> - t<sub>CAC</sub> = 7*t<sub>CYCLE</sub> others - Reserved.</li> <li>CWD[3:0] - Programmed value of t<sub>CWD</sub> timing parameter:</li> </ul>
L								$0011_2 - t_{CWD} = 3*t_{CYCLE}$ $0100_2 - t_{CWD} = 4*t_{CYCLE}$ others - Reserved.

Following SADR [7:0] registers are reserved:

 $00010010_2, 00010011_2, 00010100_2, 00010101_2, 00011001_2, 00011010_2, 00011011_2, 00011100_2, 00011101_2, 1000000_2 - 10001111_2.$ 

### **Maintenance Operations**

### **Refresh Transactions**

Figure 34 contains two timing diagrams showing examples of refresh transactions. The top timing diagram shows a single refresh operation. Bank Ba is assumed to be closed (in a pre-charged state) when a REFA command is received in a ROWP packet on clock edge  $T_0$ . The REFA command causes the row addressed by the REFr register (REFH/REFM/REFL) to be opened (sensed) and placed in the sense amp array for the bank.

Note that the REFA and REFI commands are similar to the ACT command functionally; both specify a bank address and delay value, and both cause the selected bank to open (to become sensed.) The difference is that the ACT command is accompanied by a row address in the ROWA packet, while the REFA and REFI commands use a row address in the REFr register (REFH/REFM/REFL).

After a time  $t_{RAS}$ , a ROWP packet with REFP command to bank Ba is presented. This causes the bank to be closed (pre-charged), leaving the bank in the same state as when the refresh transaction began.

Note that the REFP command is equivalent to the PRE command functionally; both specify a bank address and delay value, and both cause the selected bank to close (to become precharged).

After a time  $t_{RP}$ , another ROWP packet with REFA command to bank Bb is presented (banks Ba and Bb are the same in this example). This starts a second refresh cycle. Each refresh transaction requires a total time  $t_{RC} = t_{RAS} + t_{RP}$ , but refresh transactions to different banks may be interleaved like normal read and write transactions.

Each row of each bank must be refreshed once in every  $t_{\rm REF}$  interval. This is shown with the fourth ROWP packet with a

REFA command in the top timing diagram.


### **Interleaved Refresh Transactions**

The lower timing diagram in Figure 34 represents one way a memory controller might handle refresh maintenance in a real system.

A series of eight ROWP packets with REFA commands (except for the last which is a REFI command) are presented starting at edge  $T_0$ . The packets are spaced with intervals of  $t_{\rm RR}$ . Each REFA or REFI command is addressed to a different bank (Ba through Bh) but uses the same row address from the REFr (REFH/REFM/REFL) register. The eighth REFI command uses this address and then increments it so the next set of eight REFA/REFI commands will refresh the next set of rows in each bank.

A series of eight ROWP packets with REFP commands are presented effectively at edge  $T_{10}$  (a time  $t_{RAS}$  after the first ROWP packet with a REFA command). The packets are spaced with intervals of  $t_{PP}$  Like the REFA/REFI commands, each REFP command is addressed to a different bank (Ba through Bh).

This burst of eight refresh transactions fully utilizes the memory component. However, other read and write transactions may be interleaved with the refresh transactions before and after the burst to prevent any loss of bus efficiency. In other words, a ROWA packet with ACT command for a read or write could have been presented at edge  $T_{-4}$  (a time  $t_{RR}$  before the first refresh transaction starts at edge  $T_{0}$ ). Also, a ROWA packet with ACT command for a read or write could have been presented at edge  $T_{36}$  (a time  $t_{RR}$  after the last refresh transaction starts at edge  $T_{32}$ ). In both cases, the other request packets for the interleaved read or write accesses (the precharge commands and the read or write commands) could be slotted in among the request packets for the refresh transactions.



Data Sheet E1033E30 (Ver. 3.0)

### EDX5116ADSE

### **Calibration Transactions**

Figure 35 shows the calibration transaction diagrams for the XDR DRAM device. There is one calibration operation supported: calibration of the output current level  $I_{OL}$  for each DQi and DQNi pin.

The output current calibration sequence is shown in the upper diagram. It begins when a period of t<sub>CMD-CALC</sub> is observed after the last RQ packet (with command "CMD a" in this example). No request packets should be issued in this period.

A COLX packet with a"CALC b" command is then issued to start the current calibration sequence. A period of  $t_{CALCE}$  is observed after this packet. No request packets should be issued during this period.

A COLX packet with a "CALE c" command is then issued to end the current calibration sequence. A period of  $t_{CALE-CMD}$  is observed after this packet. No request packets should be issued during this period. The first request packet may then be issued (with command "CMD d" in this example).

A second current calibration sequence must be started within an interval of  $t_{CALC}$ . In this example, the next COLX packet with a "CALC e" command starts a subsequent sequence.

The dynamic termination calibration sequence is shown in the lower diagram. Note that this memory component does not use this sequence; termination calibration is performed during the manufacturing process. However, the termination sequence shown will be issued by the controller for those memory components which do use a periodic calibration mechanism.


It begins when a period of  $t_{CMD-CALZ}$  is observed after the packet at edge  $T_0$  (with command CMDa in this example). No request packets should be issued in this period.

A COLX packet with a CALZ command is then issued at edge  $T_3$  to start the termination calibration sequence. A second period of  $t_{CALZE}$  is observed after this packet. No request packets should be issued during this period.

A COLX packet with a CALE command is then issued at edge  $T_6$  to end the termination calibration sequence. A third period of  $t_{CALE-CMD}$  is observed after this packet. No request packets should be issued during this period. The first request packet may be issued at edge  $T_{12}$  (with command CMDd in this example).

A second termination calibration sequence must be started within an interval of  $t_{CALZ}$ . In this example, the next COLX packet with a CALZ command occurs at edge  $T_{20}$ .

Note that the labels for the CFM clock edges (of the form  $T_i$ ) are not to scale, and are used to identify events in the diagrams.



### EDX5116ADSE

### **Power State Management**

Figure 36 shows power state transition diagrams for the XDR DRAM device. There are two power states in the XDR DRAM: Powerdown and Active. Powerdown state is to be used in applications in which it is necessary to shut down the CFM/ CFMN clock signals. In this state, the contents of the storage cells of the XDR DRAM will be retained by an internal state machine which performs periodic refresh operations using the REFB and REFr control registers.

The upper diagram shows the sequence needed for Powerdown entry. Prior to starting the sequence, all banks of the XDR DRAM must be precharged so they are left in a closed state. Also, all 2<sup>3</sup> banks must be refreshed using the current value of the REFr registers, *and the REFr registers must NOT be incremented with the REFI command at the end of this special set of refresh transactions.* This ensures that no matter what value has been left in the REFB register, no row of any bank will be skipped when automatic refresh is first started in Powerdown. There may be some banks at the current row value in the REFr registers that are refreshed twice during the Powerdown entry process.

After the last request packet (with the command CMDa in the upper diagram of the figure), an interval of  $t_{CMD-PDN}$  is observed. No request packets should be issued during this period.

A COLX packet with the PDN command is issued after this interval, causing the XDR DRAM to enter Powerdown state after an interval of  $t_{\rm PDN-ENTRY}$  has elapsed (this is the parameter that should be used for calculating the power dissipation of the XDR DRAM). The CFM/CFMN clock signals may be removed a time  $t_{\rm PDN-CFM}$  after the COLX packet with the PDN command. Also, the termination voltage supply may be removed (set to the ground reference) from the VTERM pins a time  $t_{\rm PDN-CFM}$  after the COLX packet with the PDN command. The voltage on the DQ/DQN pins will follow the voltage on the VTERM pins during Powerdown entry.

When the XDR DRAM is in Powerdown, an internal frequency source and state machine will automatically generate internal refresh transactions. It will cycle through all 2<sup>3</sup> state combinations of the REFB register. When the largest value is reached and the REFB value wraps around, the REFr register is incremented to the next value. The REFB and REFr values select which bank and which row are refreshed during the next automatic refresh transaction.

The lower diagram shows the sequence needed for Powerdown exit. The sequence is started with a serial broadcast write (SBW

command) transaction using the serial bus of the XDR DRAM. This transaction writes the value "00000001" to the Power Management (PM) register (SADR="00000011") of all XDR DRAMs connected to the serial bus. This sets the PX bit of the PM register, causing the XDR DRAMs to return to Active power state.

The CFM/CFMN clock signals must be stable a time  $t_{CFM-PDN}$  before the end of the SBW transaction. Also, the termination voltage supply must be restored to its normal operating point (V<sub>TERM,DRSL</sub>) on the VTERM pins a time  $t_{CFM-PDN}$  before the end of the SBW transaction. The voltage on the DQ/DQN pins will follow the voltage on the VTERM pins during Powerdown exit.

The XDR DRAM will enter Active state after an interval of t<sub>PDN-EXIT</sub> has elapsed from the end of the SBW transaction (this is the parameter that should be used for calculating the power dissipation of the XDR DRAM).

The first request packet may be issued after an interval of t<sub>PDN-CMD</sub> has elapsed from the end of the SBW transaction, *and must contain a "REEA" command in a ROWP packet*. In this example, this packet is denoted with the command "REFA 1". No other request packets should be issued during this t<sub>PDN-CMD</sub> interval.


All "n" banks (in the example,  $n=2^3$ ) must be refreshed using the current value of the REFr registers. The "nth" refresh transaction will use a "REFI" command to increment the REFr register (instead of a "REFA" command). This ensures that no matter what value has been left in the REFB register, no row of any bank will be skipped when normal refresh is restarted in Active state. There may be some banks at the current row value in the REFr registers that are refreshed twice during the Powerdown exit process.

Note that during the Powerdown state an internal time source keeps the device refreshed. However, during the  $t_{PDN-CMD}$  interval, no internal refresh operations are performed. As a result, an additional burst of refresh transactions must be issued after the burst of "n" transactions described above. This second burst consists of "m" refresh transactions:

 $m = \text{ceiling}[2^{3*}2^{12*}t_{\text{PDN-CMD}}/t_{\text{REF}}]$ 

Where "2<sup>12</sup>" is the number of rows per bank, and "2<sup>3</sup>" is the number of banks. Every "nth" refresh transaction (where  $n=2^3$ ) will use a "REFI" command (to increment the REFr register) instead of a "REFA" command.





### Initialization

Figure 37

Figure 37 shows the topology of the serial interface signals of a XDR DRAM system. The three signals RST, CMD, and SCK are transmitted by the controller and are received by each XDR DRAM device along the bus. The signals are terminated to the VTERM supply through termination components at the end farthest from the controller. The SDI input of the XDR DRAM device furthest from the controller is also terminated

Serial Interface System Topology

to VTERM. The SDO output of each XDR DRAM device is transmitted to the SDI input of the next XDR DRAM device (in the direction of the controller). This SDO/SDI daisy-chain topology continues to the controller, where it ends at the SRD input of the controller. All the serial interface signals are lowtrue. All the signals use RSL signaling circuits, except for the SDO output which uses CMOS signaling circuits.





Figure 38 shows the initialization timing of the serial interface for the XDR DRAM[k] device in the system shown above. Prior to initialization, the RST is held at zero. The CMD input is not used here, and should also be held at zero. Note that the inputs are all sampled by the negative edge of the SCK clock input. The SDI input for the XDR DRAM[0] device is zero, and is unknown for the remaining devices. On negative SCK edge  $S_8$  the RST input is sampled one. It is sampled one on the next four edges, and is sampled zero on edge  $S_{12}$  a time  $t_{RST-10}$  after it was first sampled one. The state of the control registers in the XDR DRAM device are set to their reset values after the first edge ( $S_8$ ) in which RST is sampled one.



The SDI inputs will be sampled one within a time  $t_{RST-SDO,11}$  after RST is first sampled one in all the XDR DRAMs except for XDR DRAM[0]. XDR DRAM[0]'s SDI input will always

be sampled zero.

XDR DRAM[k] will see its RST input sampled zero at  $S_{12}$ , and will then see its SDI input sampled zero at  $S_{16}$  (after SDI had



previously been sampled one). This interval (measured in t<sub>CYC,SCK</sub> units) will be equal to the index [k] of the XDR DRAM device along the serial interface bus. In this example, k is equal to 4.

This is because each XDR DRAM device will drive its SDO output zero around the SCK edge a time t<sub>SDI-SDO,00</sub> after its SDI input is sampled zero.

In other words, the XDR DRAM[0] device will see RST and SDI both sampled zero on the same edge  $S_{12}$  ( $t_{RST-SDI,00}$  will be  $0*t_{CYC,SCK}$  units), and will drive its SDO to zero around the subsequent edge ( $S_{13}$ ).

The XDR DRAM[1] device will see SDI sampled zero on edge  $S_{13}$  (t<sub>RST-SDI.00</sub> will be 1\*t<sub>CYC,SCK</sub> units), and will drive its

SDO to zero around the subsequent edge (S<sub>14</sub>).

The XDR DRAM[2] device will see SDI sampled zero on edge  $S_{14}$  (t<sub>RST-SDI,00</sub> will be 2\*t<sub>CYC,SCK</sub> units), and will drive its SDO to zero around the subsequent edge (S<sub>15</sub>).

This continues until the last XDR DRAM device drives the SRD input of the controller. Each XDR DRAM device contains a state machine which measures the interval  $t_{RST-SDI,00}$  between the edges in which RST and SDI are both sampled zero, and uses this value to set the SID[5:0] field of the SID (Serial Identification) register. This value allows directed read and write transactions to be made to the individual XDR DRAM devices. Table 9 summarizes the range of the timing parameters used for initialization by the serial interface bus.

Symbol	Parameter	Minimum	Maximum	Units	Figure(s)
t <sub>RST</sub> ,10	Number of cycles between RST being sampled one and RST being sampled zero.	2	-	t <sub>CYC,SCK</sub>	-
t <sub>RST-SDO,11</sub>	Number of cycles between RST being sampled one and SDO being driven to one.	1	1	t <sub>CYC,SCK</sub>	-
t <sub>RST-SDI,00</sub>	Number of cycles between RST being sampled zero (after being sampled one for $t_{RST,10,MIN}$ or more cycles) and SDI being sampled zero. This will be equal to the index [k] of the XDR DRAM device along the serial interface bus.	0	63	t <sub>cyc,sck</sub>	-
t <sub>SDI-SDO,00</sub>	Number of cycles between SDI being sampled zero (after RST has been sampled one for $t_{RST,10,MIN}$ or more cycles and is then sampled zero) and SDO being driven to zero.	1	1	<sup>t</sup> cyc,sck	-
t <sub>RST-SCK</sub>	The number of SCK falling edges after the first SCK falling edge in which RST is sampled one.	20	-	t <sub>CYC</sub> ,SCK	-

### Table 9 Initialization Timing Parameters

### **XDR DRAM Initialization Overview**

[1] Apply voltage toVDD, VTERM, and VREF pins. VTERM and VREF voltages must be less or equal to VDD voltage at all times. Wait a time interval t<sub>COREINIT</sub>.

[2] Assert RST, SCK, SDI, and CMD to logical zero. Then:

- Pulse SCK to logical one, then to logical zero four times.
- Assert RST to logical one. Reset circuit places XDR
- DRAM into low-power state (identical to power-on reset).
- Perform remaining initialization sequence in Figure 38.

[3] XDR DRAM has valid Serial ID and all registers have default values that are defined in Figure 17 through Figure 33.

[4] Perform broadcast or directed register writes to adjust registers which need a value different from their default value.

[5] Perform Powerdown Exit sequence shown in Figure 36. This includes the activity from SCK cycle  $S_0$  through the final REFP command.

[6] Perform termination/current calibration. The CALZ/

CALE sequence shown in Figure 35 is issued 128 times, then the CALC/CALE sequence is issued 128 times. After this, each sequence is issued once every  $t_{CALZ}$  or  $t_{CALC}$  interval.

[7] Condition the XDR DRAM banks by performing a REFA/ REFI activate and REFP precharge operation to each bank eight times. This can be interleaved to save time. The row address for the activate operation will step through eight successive values of the REFr registers. The sequence between cycles  $T_0$  and  $T_{32}$  in the Interleaved Refresh Example in Figure 34 could be performed eight times to satisfy this conditioning requirement.

### **XDR DRAM Pattern Load with WDSL Reg**

The XDR memory system requires a method of deterministically loading pattern data to XDR DRAMs before beginning Receive Timing Calibration (RX TCAL). The method employed by the XDR DRAMs to achieve this is called Write Data Serial Load (WDSL). A WDSL packet sends one-byte of serial data which is serially shifted into a holding register within the XDR DRAM. Initialization software sends a sequence of WDSL packets, each of which shifts the new byte in and advances the shifter by 8 positions. In this way, XDR DRAMs of varying widths can be loaded with a single command type. Each sequence of WDSL packets will load one full column of data to the internal holding register of the target XDR DRAM. Depending upon the ratio of native device width to programmed width, there may be more than one sub-column per column. After loading a full column, a series of WR commands will be issued to sequentially transfer each sub-column of the column to the XDR DRAM core(s), based upon the SC[3:0] bits.

D	Q Pins Us	ed	Core Word	WDSL Core Word Load Order	x16	х	:8		х	4	
x4	x8	x16	Core word	WD[n][15:0]	SC[3:2] =xx	SC[3:2] = 0x	SC[3:2] = 1x	SC[3:2] = 00	SC[3:2] = 01	SC[3:2] = 10	SC[3:2] = 11
	L	OGICAL	VIEW OF XDR I	DRAM		Word W	ritten (1 =	= Written	, 0 = Not	Written)	
DQ0	DQ0	DQ0	WD[0][15:0]	WDSL Word 8	1	1	0	1	0	0	0
DQ1	DQ1	DQ1	WD[1][15:0]	WDSL Word 7	1	1	0	1	0	0	0
DQ2	DQ2	DQ2	WD[2][15:0]	WDSL Word 12	1	1	0	1	0	0	0
DQ3	DQ3	DQ3	WD[3][15:0]	WDSL Word 3	1	1	0	1	0	0	0
DQ0	DQ4	DQ4	WD[4][15:0]	WDSL Word 10	1	1	0	0	1	0	0
DQ1	DQ5	DQ5	WD[5][15:0]	WDSL Word 5	1	1	0	0	1	0	0
DQ2	DQ6	DQ6	WD[6][15:0]	WDSL Word 14	1	1	0	0	1	0	0
DQ3	DQ7	DQ7	WD[7][15:0]	WDSL Word 1	1	1	0	0	1	0	0
DQ0	DQ0	DQ8	WD[8][15:0]	WDSL Word 9	1	0	1	0	0	1	0
DQ1	DQ1	DQ9	WD[9][15:0]	WDSL Word 6	1	0	1	0	0	1	0
DQ2	DQ2	DQ10	WD[10][15:0]	WDSL Word 13	1	0	1	0	0	1	0
DQ3	DQ3	DQ11	WD[11][15:0]	WDSL Word 2	1	0	1	0	0	1	0
DQ0	DQ4	DQ12	WD[12][15:0]	WDSL Word 11	1	0	1	0	0	0	1
DQ1	DQ5	DQ13	WD[13][15:0]	WDSL Word 4	1	0	1	0	0	0	1
DQ2	DQ6	DQ14	WD[14][15:0]	WDSL Word 15	1	0	1	0	0	0	1
DQ3	DQ7	DQ15	WD[15][15:0]	WDSL Word 0	1	0	1	0	0	0	1
	P	HYSICAL	VIEW OF XDR	DRAM		Word W	ritten (1 =	= Written	, 0 = Not	Written)	
DQ2	DQ6	DQ14	WD[14][15:0]	WDSL Word 15	1	0	1	0	0	0	1
		DQ6	WD[6][15:0]	WDSL Word 14	1	1	0	0	1	0	0
	DQ2	DQ10	WD[10][15:0]	WDSL Word 13	1	0	1	0	0	1	0
		DQ2	WD[2][15:0]	WDSL Word 12	1	1	0	1	0	0	0
DQ0	DQ4	DQ12	WD[12][15:0]	WDSL Word 11	1	0	1	0	0	0	1
		DQ4	WD[4][15:0]	WDSL Word 10	1	1	0	0	1	0	0
	DQ0	DQ8	WD[8][15:0]	WDSL Word 9	1	0	1	0	0	1	0
		DQ0	WD[0][15:0]	WDSL Word 8	1	1	0	1	0	0	0

### Table 10 XDR DRAM WDSL-to-Core/DQ/SC Map (First Generation x16/x8/x4 XDR DRAM, BL=16)



D	Q Pins Us	ed	Core Word	WDSL Core Word Load Order	x16	x	8		x4				
x4	x8	x16	Core word	WD[n][15:0]	SC[3:2] =xx	SC[3:2] = 0x	SC[3:2] = 1x	SC[3:2] = 00	SC[3:2] = 01	SC[3:2] = 10	SC[3:2] = 11		
DQ1	DQ1	DQ1	WD[1][15:0]	WDSL Word 7	1	1	0	1	0	0	0		
		DQ9	WD[9][15:0]	WDSL Word 6	1	0	1	0	0	1	0		
	DQ5	DQ5	WD[5][15:0]	WDSL Word 5	1	1	0	0	1	0	0		
		DQ13	WD[13][15:0]	WDSL Word 4	1	0	1	0	0	0	1		
DQ3	DQ3	DQ3	WD[3][15:0]	WDSL Word 3	1	1	0	1	0	0	0		
		DQ11	WD[11][15:0]	WDSL Word 2	1	0	1	0	0	1	0		
	DQ7	DQ7	WD[7][15:0]	WDSL Word 1	1	1	0	0	1	0	0		
		DQ15	WD[15][15:0]	WDSL Word 0	1	0	1	0	0	0	1		

### Table 10 XDR DRAM WDSL-to-Core/DQ/SC Map (First Generation x16/x8/x4 XDR DRAM , BL=16)

Table 11 Core Data Word-to-WDSL Format

DQ Serialization Order																
CFM/PCLK Cycle		Cycle 0				Cycle 1										
Symbol (Bit) Time	t0	t1	t2	t3	t4	t5	t6	t7	t8	t9	t10	t11	t12	t13	t14	t15
Bit Transmitted on DQ pins	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
WDSL Byte/Bit Transfer Or	der															
Core Word							Core	e Word '	WD[n][	15:0]						
WDSL Byte Order				WDSL	Byte 0							WDSL	Byte 1			
SWD Field of Serial Packet	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Bit Transmitted on CMD pin	D15	D11	D7	D3	D14	D10	D6	D2	D13	D9	D5	D1	D12	D8	D4	<b>D</b> 0

### **Special Feature Description**

### **Dynamic Width Control**

This XDR DRAM device includes a feature called dynamic width control. This permits the device to be configured so that read and write data can be accessed through differing widths of DQ pins. Figure 39 shows a diagram of the logic in the path of the read data (Q) and write data (D) that accomplishes this.

The read path is on the right of the figure. There are 16 sets of S signals (the internal data bus connecting to the sense amps of the memory core), with 16 signals in each set. When the XDR DRAM device is configured for maximum width operation (using the WIDTH[2:0] field in the CFG register), each set of 16 S signals goes to one of the 16 DQ pins (via the Q[15:0][15:0] read bus) and are driven out in the 16 time slots for a read data packet.

When the XDR DRAM device is configured for a width that is less than the maximum, some of the DQ pins are used and the rest are not used. The SC[3:0] field of the COL request packets select which S[15:0][15:0] signals are passed to the Q[15:0][15:0] read bus and driven as read data.

Figure 40 shows the mapping from the S bus to the Q bus as a function of the WIDTH[2:0] register field and the SC[3:0] field of the COL request packet. There is a separate table for each valid value of WIDTH[2:0]. In each table, there is an entry in the left column for each valid value of SC[3:0]. This field should be treated as an extension of the C[9:4] column address field. The right hand column shows which set of S[15:0][15:0]


Figure 39 Multiplexers for Dynamic Width Control

signals are mapped to the Q read data bus for a particular value of SC[3:0].

For example, assume that the WIDTH[2:0] value is "010", indicating a device width of x4. Looking at the appropriate table in Figure 40, it may be seen that in the SC[3:0] field, the SC[1:0] sub-column address bits are not used. The remaining SC[3:0] address bit(s) selects one of the 64-bit blocks of S bus signals, causing them to be driven onto the Q[3:0][15:0] read data bus, which in turn is driven to the DQ3..0/DQN3..0 data pins. The Q[15:4][15:0] signals and DQ15..4/DQN15..4 data pins are not used for a device width of x4.

The write path is shown on the left side of Figure 39. As before, there are 16 sets of S signals (the internal data bus connecting to the sense amps of the memory core), with 16 signals in each set. When the XDR DRAM device is configured for maximum width operation (using the WIDTH[2:0] field in the CFG register), each set of 16 S signals is driven from one of the 16 DQ pins (via the D[15:0][15:0] write bus) from each of the 16 time slots for a write data packet.

Figure 40 also shows the mapping from the D bus to the S bus as a function of the WIDTH[2:0] register field and the SC[3:0] field of the COL request packet. There is a separate table for each valid value of WIDTH[2:0]. In each table, there is an entry in the left column for each valid value of SC[3:0]. This field should be treated as an extension of the C[9:4] column address field. The right hand column shows which set of S[15:0][15:0] signals are mapped from the D write data bus for a particular value of SC[3:0].



The block diagram in Figure 39 indicates that the Dynamic Width logic is positioned after the serial-to-parallel conversion (demux block) in the data receiver block and before the parallel-to-serial conversion (mux block) in the data transmitter block (see also the block diagram in Figure 2). The block diagram is shown in this manner so the functionality of the logic can be made as clear as possible. Some implementations may place this logic in the data receiver and transmitter blocks, performing the mapping in Figure 40 on the serial data rather than the parallel data. However, this design choice will not affect the functionality of the Dynamic Width logic; it is strictly an implementation decision.

DTH[2:0]	=000 (x1 device width) <sup>a</sup>	WIDTH[2:0]=001	(x2 device width) <sup>a</sup>	WIDTH[2:0]=011 (x8 device width)
0000	► S[0][15:0] ►	000x	► S[1:0][15:0] ►	
0001	► S[1][15:0] ►	001x	► S[3:2][15:0] ►	
0010	► S[2][15:0] -	010x	► S[5:4][15:0] ►	
0011	► S[3][15:0] -	011x	► S[7:6][15:0] ►	
0100	► S[4][15:0] ►	100x -	► S[9:8][15:0]	
0101	► S[5][15:0] ►	101x	► S[11:10][15:0]	
0110	► S[6][15:0] -	110x	► S[13:12][15:0] →	0xxx S[7:0][15:0]
0111	► S[7][15:0] ►	111x	► S[15:14][15:0] →	1xxx S[15:8][15:0]
1000	► S[8][15:0] ►	SC[3:0]	D[1:0][15:0] Q[1:0][15:0]	SC[3:0] D[7:0][15:0] Q[7:0][15:0]
1001	► S[9][15:0] -			
1010	► S[10][15:0] ►			
1011	► S[11][15:0] ►	WIDTH[2:0]=010	0 (x4 device width)	WIDTH[2:0]=100 (x16 device width)
1100	► S[12][15:0] ►	00xx	► S[3:0][15:0]	
1101	► S[13][15:0] -	01xx	► S[7:4][15:0] ►	
1110	► S[14][15:0] ►	10xx	► S[11:8][15:0] ►	
1111	► S[15][15:0] ►	11xx	► S[15:12][15:0] ►	xxxx ► S[15:0][15:0]
SC[3:0]	D[0][15:0] Q[0][15:0]	SC[3:0]	D[3:0][15:0] Q[3:0][15:0]	SC[3:0] D[15:0][15:0] Q[15:0][15:0]

Figure 40 D-to-S and S-to-Q Mapping for Dynamic Width Control

a) EDX5116ADSE does not support ×1 and ×2 device width.

### Write Masking

Figure 41 shows the logic used by the XDR DRAM device when a write-masked command (WRM) is specified in a COLM packet. This masking logic permits individual bytes of a write data packet to be written or not written according to the value of an eight bit write mask M[7:0].

In Figure 41, there are 16 sets of 16 bit signals forming the D1[15:0][15:0] input bus for the Byte Mask block. These are treated as 2x16 8-bit bytes:


D1[15][15:8] D1[15][7:0] ... D1[1][15:8] D1[1][7:0] D1[0][15:8]

### Figure 41 Byte Mask Logic

### D1[0][7:0]


The eight bits of each byte is compared to the value in the byte mask field (M[7:0]). If they are not equal (NE), then the corresponding write enable signal (WE) is asserted and the byte is written into the sense amplifier. If they are equal, then the corresponding write enable signal (WE) is deasserted and the byte is not written into the sense amplifier.

In the example of Figure 41, a WRM command performs a masked write of a 32-byte data packet to a single memory device connected to the RQ bus (and receiving the command). It is the job of the memory controller to search the 32 bytes to find an eight bit data value that is not used and place it into the M[7:0] field. This will always be possible because there are 256 possible 8-bit values and there are only 32 possible values used in the bytes in the data packet.



Note that other systems might use a data transfer size that is different than the 32 bytes per  $t_{CC}$  interval per RQ bus that is used in the example in Figure 41.

Figure 42 shows the timing of two successive WRM commands in COLM packets. The timing is identical to that of two successive WR commands in COL packets. The one difference is that the COLM packet includes a M[7:0] field that indicates the reserved bit pattern (for the eight bits of each byte) that indicates that the byte is not to be written. This requires that the alignment of bytes within the data packet be defined, and also that the bit numbering within each byte be defined (note that this was not necessary for the unmasked WR command). In the figure, bytes are contained within a single DQ/DQN pin pair — this is necessary so the dynamic width feature can be supported. Thus, each pin pair carries two bytes of each data packet. Byte[0] is transferred earlier than byte[16+0], and bit [0] of each byte (corresponding to M[0]) is transferred first, followed by the remaining bits in succession).




#### Figure 42 Write-Masked (WRM) Transaction Example

### Multiple Bank Sets and the ERAW Feature


Figure 45 shows a block diagram of a XDR DRAM in which the banks are divided into two sets (called the even bank set and the odd bank set) according to the least-significant bit of the bank address field. This XDR DRAM supports a feature called "Early Read After Write" (hereafter called "ERAW").

The logic that accepts commands on the RQ11..0 signals is capable of operating these two bank sets independently. In addition, each bank set connects to its own internal "S" data bus (called S0 and S1). The receive interface is able to drive write data onto either of these internal data buses, and the transmit interface is able to sample read data from either of these internal data buses. These capabilities will permit the delay between a write column operation and a read column operation to be reduced, thereby improving performance. Figure 43 shows the timing previously presented in Figure 12, but with the activity on the internal S data bus included. The write-to-read parameter  $t_{\Delta WR}$  ensures that there is adequate turnaround time on the S bus between D(a2) and Q(c1).

When ERAW is supported with odd and even bank sets, the  $t_{\Delta WR,MIN}$  parameter must be obeyed when the write and read column operations are to the same bank set, but a second parameter  $t_{\Delta WR-D}$  permits earlier column operations to the opposite bank set. Figure 44 shows how this is possible because there are two internal data buses S0 and S1. In this example, the four column read operations are made to the same bank Bb, but they could use different banks as long as they all belonged to the bank set that was different from the bank set containing Ba (for the column write operations).







#### Figure 43 Write/Read Interaction — No ERAW Feature




Figure 45 XDR DRAM Block Diagram with Bank Sets

### Simultaneous Activation

When the XDR DRAM supports multiple bank sets as in Figure 45, another feature may be supported, in addition to ERAW. This feature is simultaneous activation, and the timing of several cases is shown in Figure 46.

The  $t_{RR}$  parameter specifies the minimum spacing between packets with activation commands in XDR DRAMs with a single bank set, or between packets to the same bank set in a XDR DRAM with multiple bank sets. The t<sub>RR-D</sub> parameter specifies the minimum spacing between packets with activation commands to different bank sets in a XDR DRAM with multiple bank sets.


In Figure 46, Case 4 shows an example when both  $t_{RR}$  and  $t_{RR}$ -D must be at least 4\*t<sub>CYCLE</sub>. In such a case, activation commands to different bank sets satisfy the same constraint as activation commands to the same bank set.

In Figure 46, Case 2 shows an example when  $t_{RR}$  must be at least  $4*t_{CYCLE}$  and  $t_{RR-D}$  must be at least  $2*t_{CYCLE}$ . In such a case, an activation command to one bank set may be inserted

between two activation commands to a different bank set.

In Figure 46, Case 1 shows an example when t<sub>RR</sub> must be at least 4\*t<sub>CYCLE</sub> and t<sub>RR-D</sub> must be at least 1\*t<sub>CYCLE</sub>. As in the previous case, an activation command to one bank set may be inserted between two activation commands to a different bank set. In this case, the middle activation command will not be symmetrically placed relative to the two outer activation commands.

In Figure 46, Case 0 shows an example when  $t_{RR}$  must be at least 4\*t<sub>CYCLE</sub> and t<sub>RR-D</sub> must be at least 0\*t<sub>CYCLE</sub>. This means that two activation commands may be issued on the same CFM clock edge. This is only possible by using the delay mechanism in one of the two commands. See "Dynamic Request Scheduling" on page 20. In the example shown, the packet with the REFA command is received one cycle before the command with the ACT command, and the REFA command includes a one cycle delay. Both activation commands will be issued internally to different bank sets on the same CFM clock edge.



a) EDX5116ADSE does not support these cases. The minimum value of  $t_{RR-D}$  is 4.

#### Simultaneous Activation — t<sub>RR-D</sub> Cases Figure 46

### **Simultaneous Precharge**

When the XDR DRAM supports multiple bank sets as in Figure 45, another feature may be supported, in addition to ERAW and simultaneous activation. This feature is simultaneous precharge, and the timing of several cases is shown in Figure 47.

The tpp parameter specifies the minimum spacing between packets with precharge commands in XDR DRAMs with a single bank set, or between packets to the same bank set in a XDR DRAM with multiple bank sets. The tpp.D parameter specifies the minimum spacing between packets with precharge commands to different bank sets in a XDR DRAM with multiple bank sets.


In Figure 47, Case 4 shows an example when both  $t_{PP}$  and  $t_{PP}$ . D must be at least 4\*t<sub>CYCLE</sub>. In such a case, precharge commands to different bank sets satisfy the same constraint as precharge commands to the same bank set.

In Figure 47, Case 2 shows an example when tpp must be at least 4\*t<sub>CYCLE</sub> and t<sub>PP-D</sub> must be at least 2\*t<sub>CYCLE</sub>. In such a case, a precharge command to one bank set may be inserted

between two precharge commands to a different bank set.

In Figure 47, Case 1 shows an example when tpp must be at least 4\*t<sub>CYCLE</sub> and t<sub>PP-D</sub> must be at least 1\*t<sub>CYCLE</sub>. As in the previous case, a precharge command to one bank set may be inserted between two precharge commands to a different bank set. In this case, the middle precharge command does not have to be symmetrically placed relative to the two outer precharge commands.

In Figure 47, Case 0 shows an example when  $t_{PP}$  must be at least 4\*t<sub>CYCLE</sub> and t<sub>PP-D</sub> must be at least 0\*t<sub>CYCLE</sub>. This means that two precharge commands may be issued on the same CFM clock edge. This is possible by using the delay mechanism in one of the two commands. See "Dynamic Request Scheduling" on page 20. It is also possible by taking advantage of the fact that two independent precharge commands may be encoded within a single ROWP packet. In the example shown, the ROWP packet contains both a REFP command and a PRE command. Both precharge commands will be issued internally to different bank sets on the same CFM clock edge.



a) EDX5116ADSE does not support case0. The minimum value of  $t_{PP-D}$  is 1.

## **Operating Conditions**

### **Electrical Conditions**

Table 12 summarizes all electrical conditions (temperature and voltage conditions) that may be applied to the memory component. The first section of parameters is concerned with absolute voltages, storage, and operating temperatures, and the power supply, reference, and termination voltages.

The second section of parameters determines the input voltage levels for the RSL RQ signals. The high and low voltages must satisfy a symmetry parameter with respect to the  $V_{REFRSL}$ .

The third section of parameters determines the input voltage levels for the RSL SI (serial interface) signals. The high and low voltages must satisfy a symmetry parameter with respect to the  $V_{REF,RSL}$ .

The fourth section of parameters determines the input voltage levels for the CFM clock signals. The high and low voltages are specified by a common-mode value and a swing value.

The fifth section of parameters determines the input voltage levels for the write data signals on the DRSL DQ pins. The high and low voltage are specified by a common-mode value and a swing value.

Symbol	Parameter	Minimum	Maximum	Unit
V <sub>IN,ABS</sub>	Voltage applied to any pin (except VDD) with respect to GND	- 0.300	1.500	V
V <sub>DD,ABS</sub>	Voltage on VDD with respect to GND	- 0.500	2.300	V
T <sub>STORE</sub>	Storage temperature	- 50	100	°C
TJ	Junction temperature under bias during normal operation	0	100	°C
V <sub>DD</sub>	Supply voltage applied to VDD pins during normal operation	1.800 - 0.090	1.800 + 0.090	V
V <sub>REF,RSL</sub>	RSL - Reference voltage applied to VREF pin <sup>a</sup>	V <sub>TERM,RSL</sub> - 0.450 - 0.025	V <sub>TERM,RSL</sub> - 0.450 + 0.025	V
V <sub>TERM,DRSL</sub>	DRSL - Termination voltage applied to VTERM pins	1.200 - 0.060	1.200 + 0.060	V
V <sub>IL,RQ</sub>	RSL RQ inputs -low voltage	V <sub>REF,RSL</sub> - 0.450	V <sub>REF,RSL</sub> - 0.150	V
V <sub>IH,RQ</sub> <sup>b</sup>	RSL RQ inputs -high voltage	$V_{REF,RSL} + 0.150$	$V_{REF,RSL} + 0.450$	V
R <sub>A,RQ</sub>	$ \begin{array}{l} \text{RSL } \text{RQ}  \text{inputs - data asymmetry:} \\ \text{R}_{\text{A,RQ}} = (\text{V}_{\text{IH,RQ}}\text{-}\text{V}_{\text{REF,RSL}}) / (\text{V}_{\text{REF,RSL}}\text{-}\text{V}_{\text{IL,RQ}}) \end{array} $	0.8	1.2	-
V <sub>IL,SI</sub>	RSL Serial Interface inputs -low voltage	V <sub>REF,RSL</sub> - 0.450	V <sub>REF,RSL</sub> - 0.200	V
V <sub>IH,SI</sub> <sup>b</sup>	RSL Serial Interface inputs -high voltage	$V_{REF,RSL} + 0.200$	$V_{REF,RSL} + 0.450$	V
R <sub>A,SI</sub>	RSL Serial Interface inputs - data asymmetry: $R_{A,SI} = (V_{IH,SI}-V_{REF,RSI})/(V_{REF,RSL}-V_{IL,SI})$	0.8	1.2	-
V <sub>ICM,CFM</sub>	CFM/CFMN input - common mode	V <sub>TERM,DRSL</sub> - V <sub>ISW,CFM</sub> /2 - 0.020	V <sub>TERM</sub> ,DRSL - V <sub>ISW</sub> ,CFM/2 + 0.020	V
V <sub>ISW,CFM</sub>	CFM/CFMN input - high-low swing: V <sub>ISW,CFM</sub> = (V <sub>IH,CFM</sub> <sup>b</sup> - V <sub>IL,CFM</sub> )	0.150	0.300	V
V <sub>ICM,DQ</sub>	DRSL DQ inputs - common mode	V <sub>TERM,DRSL</sub> - V <sub>ISW,DQ</sub> /2 - 0.020	V <sub>TERM</sub> ,DRSL <sup>-</sup> V <sub>ISW</sub> ,DQ/2 + 0.020	V
V <sub>ISW,DQ</sub>	DRSL DQ inputs - high-low swing: $V_{ISW,DQ} = (V_{IH,DQ}^{b} - V_{IL,DQ})$	0.050	0.300	V

### Table 12 Electrical Conditions

a.  $V_{\text{TERM,RSL}}$  is typically 1.200V±0.060V. It connects to the RSL termination components, not to this DRAM component.

b.  $V_{IH}$  is typically equal to  $V_{TERM,RSL}$  or  $V_{TERM,DRSL}$  (whichever is appropriate) under DC conditions in a system.

### **Timing Conditions**

Table 13 summarizes all timing conditions that may be applied to the memory component. The first section of parameters is concerned with parameters for the clock signals. The second section of parameters is concerned with parameters for the request signals. The third section of parameters is concerned with parameters for the write data signals. The fourth section of parameters is concerned with parameters for the serial interface signals. The fifth section is concerned with all other parameters, including those for refresh, calibration, power state transitions, and initialization.

Symbol	Parameter and Other Conditions	Minimum	Maximum	Units	Figure(s)
t <sub>CYCLE</sub> or t <sub>CYC,CFM</sub>	CFM RSL clock - cycle time -4000 -3200	2.000 2.500	3.830 3.830	ns ns	Figure 48
t <sub>R,CFM</sub> , t <sub>F,CFM</sub>	CFM/CFMN input - rise and fall time - use minimum for test.	0.080	0.200	t <sub>CYCLE</sub>	Figure 48
t <sub>H,CFM</sub> , t <sub>L,CFM</sub>	CFM/CFMN input - high and low times	40%	60%	tCYCLE	Figure 48
t <sub>R,RQ</sub> , t <sub>F,RQ</sub>	RSL RQ input - rise/fall times (20% - 80%) - use minimum for test.	0.080	0.260	tCYCLE	Figure 49
t <sub>S,RQ</sub> , t <sub>H,RQ</sub>	RSL RQ input to sample points (set/hold) $(a) 2.500 \text{ ns} > t_{CYCLE} \ge 2.000 \text{ ns}$ $(a) 3.33\overline{3} \text{ ns} > t_{CYCLE} \ge 2.500 \text{ ns}$ $(a) 3.830 \text{ ns} \ge t_{CYCLE} \ge 3.33\overline{3} \text{ ns}$	0.170 0.200 0.275	- -	ns ns ns	Figure 49
t <sub>IR,DQ</sub> , t <sub>IF,DQ</sub>	DRSL DQ input - rise/fall times (20% - 80%) - use minimum for test.	0.020	0.074	t <sub>CYCLE</sub>	Figure 50
<sup>t</sup> S,DQ <sup>, t</sup> H,DQ	DRSL DQ input to sample points (set/hold) $(2.500 \text{ ns} > t_{CYCLE} \ge 2.000 \text{ ns}$ $(2.500 \text{ ns} > t_{CYCLE} \ge 2.000 \text{ ns}$ $(2.500 \text{ ns} > t_{CYCLE} \ge 2.500 \text{ ns}$ $(2.500 \text{ ns} > t_{CYCLE} \ge 2.500 \text{ ns}$ $(2.500 \text{ ns} > t_{CYCLE} \ge 2.500 \text{ ns}$	0.055 0.065 0.080		ns ns ns	Figure 50
<sup>t</sup> doff,dq	DRSL DQ input delay offset (fixed) to sample points	-0.080	+0.080	t <sub>CYCLE</sub>	Figure 50
<sup>t</sup> cyc,sck	Serial Interface SCK input - cycle time -4000 -3200	16 20	-	ns ns	Figure 52
<sup>t</sup> r,sck, <sup>t</sup> f,sck	Serial Interface SCK input - rise and fall times	-	5.0	ns	Figure 52
t <sub>H,SCK</sub> , t <sub>L,SCK</sub>	Serial Interface SCK input - high and low times	40%	60%	t <sub>CYC,SCK</sub>	Figure 52
t <sub>IR,SI</sub> , t <sub>IF,SI</sub>	Serial Interface CMD,RST,SDI input - rise and fall times	-	5.0	ns	Figure 52
t <sub>S,SL</sub> t <sub>H,SI</sub>	Serial Interface CMD,RST,SDI input to SCK clock edge - set/hold time -4000 -3200	4 5	-	ns ns	Figure 52
<sup>t</sup> dly,si-rq	Delay from last SCK clock edge for register operation to first CFM edge with RQ packet. Also, delay from last CFM edge with RQ packet to the first SCK clock edge for register operation.	10	-	<sup>t</sup> cyc,sck	-
t <sub>REF</sub>	Refresh interval. Every row of every bank must be accessed at least once in this interval with a ROW-ACT, ROWP-REF or ROWP-REFI command.	-	16	ms	Figure 34
<sup>t</sup> REFA-REFA,AVG	Average refresh command interval. ROWP-REFA or ROWP-REFI commands must be issued at this average rate. This depends upon $t_{REF}$ and the number of banks and rows: $t_{REFA-REFA,AVG} = t_{REF}/(N_B*N_R) = t_{REF}/(2^3*2^{12})$ .	<sup>t</sup> refa-refa	<sub>,AVG</sub> = 488	ns	-
N <sub>REFA,BURST</sub>	Refresh burst limit. The number of ROWP-REFA or ROWP-REFI commands which can be issued consecutively at the minimum command spacing.	-	128	commands	-
<sup>t</sup> BURST-REFA	Refresh burst interval. The interval between a burst of $N_{REFA,BURST,MAX}$ ROWP-REFA or ROWP-REFI commands and the next ROWP-REFA or ROWP-REFI command.	40	-	t <sub>CYCLE</sub>	-
<sup>t</sup> COREINIT	Interval between VDD power-on and stable to the first RQ or serial transaction for core initialialization.	1.500	-	ms	-
t <sub>CALC</sub> , t <sub>CALZ</sub>	Current and termination calibration interval	-	100	ms	Figure 35
<sup>t</sup> CMD-CALC, <sup>t</sup> CMD-CALZ,	Delay between packet with any command and CALC/CALZ packet w/ any other command	4 16	-	t <sub>CYCLE</sub>	Figure 35

### Table 13 Timing Conditions

Symbol	Parameter and Other Conditions	Minimum	Maximum	Units	Figure(s)
t <sub>CALCE</sub> , t <sub>CALZE</sub>	Delay between CALC/CALZ packet and CALE packet	12	-	tCYCLE	Figure 35
t <sub>CALE-CMD</sub>	Delay between CALE packet and packet with any command	24	-	tCYCLE	Figure 35
t <sub>CMD-PDN</sub>	Last command before PDN entry	16	-	t <sub>CYCLE</sub>	Figure 36
t <sub>PDN-CFM</sub>	RSL CFM/CFMN and VTERM stable after PDN entry	16	-	t <sub>CYCLE</sub>	Figure 36
t <sub>CFM-PDN</sub>	RSL CFM/CFMN and VTERM stable before PDN exit	16	-	t <sub>CYCLE</sub>	Figure 36
tpdn-cmd	First command after PDN exit (includes lock time for CFM/CFMN)	4096	-	t <sub>CYCLE</sub>	Figure 36

### Table 13 Timing Conditions (Continued)

## **Operating Characteristics**

### **Electrical Characteristics**

Table 14 summarizes all electrical parameters (temperature, current, and voltage) that characterize this memory component. The only exception is the supply current values  $(I_{DD})$  under different operating conditions covered in the *Supply Current Profile* section.

The first section of parameters is concerned with the thermal characteristics of the memory component.

The second section of parameters is concerned with the current needed by the RQ pins and VREF pin.

The third section of parameters is concerned with the current needed by the DQ pins and voltage levels produced by the DQ pins when driving read data. This section is also concerned with the current needed by the VTERM pin, and with the resistance levels produced for the internal termination components that attach to the DQ pins.

The fourth section of parameters determines the output voltage levels and the current needed for the serial interface signals.

Symbol	Parameter	Minimum	Maximum	Units
$\Theta_{JC}$	Junction-to-case thermal resistance <sup>a</sup>	-	0.5	°C/Watt
I <sub>I,RSL</sub>	RSL RQ or Serial Interface input current @ ( $V_{IN}=V_{IH,RQ,MAX}$ )	-10	10	μΑ
I <sub>REF,RSL</sub>	$\rm V_{REF,RSL}$ current @ $\rm V_{REF,RSL,MAX}$ flowing into VREF pin	-10	10	μΑ
V <sub>OSW,DQ</sub>	DRSL DQ outputs - high-low swing: V <sub>OSW,DQ</sub> = (V <sub>OH,DQ</sub> -V <sub>OL,DQN</sub> ) or (V <sub>OH,DQN</sub> -V <sub>OL,DQ</sub> )	0.200	0.400	V
R <sub>TERM,DQ</sub>	DRSL DQ outputs - termination resistance	40.0	60.0	Ω
V <sub>OL,SI</sub>	RSL serial interface SDO output - low voltage	0.0	0.250	V
V <sub>OH,SI</sub>	RSL serial interface SDO output - high voltage	V <sub>TERM,RSL</sub> - 0.250	V <sub>TERM,RSL</sub>	V

### Table 14 Electrical Characteristics

a. The package is mounted on a thermal test board which is defined JEDEC Standard JESD 51-9.

### **Supply Current Profile**

In this section, Table 15 summarizes the supply currents ( $I_{DD}$  and  $I_{TERM,DRSI}$ ) that characterize this memory component.

These parameters are shown under different operating conditions.

Maximum Maximum Power State and Steady State Transaction @t<sub>CYCLE</sub>= 2.000 ns @t<sub>CYCLE</sub>= 2.500 ns Symbol Units Rates @ x16/x8/x4 width @ x16/x8/x4 width 25/25/25 30/30/30 mА I<sub>DD,PDN</sub> Device in PDN, self-refresh enabled. <sup>a</sup> 300/300/300 Device in STBY. This is for a device in STBY 250/250/250 I<sub>DD,STBY</sub> mА with no packets on the Channel<sup>a</sup> ACT command every t<sub>RR</sub>, 610/610/610 500/500/500 mА I<sub>DD,ROW</sub> PRE command every tpp a ACT command every t<sub>RR</sub>, 930/810/730 1130/980/880 mА I<sub>DD,WR</sub> PRE command every tpp WR command every t<sub>CC.</sub><sup>a</sup> 1180/1030/960 980/860/800 ACT command every t<sub>RR</sub>, I<sub>DD,RD</sub> mА PRE command every  $t_{\mbox{PB}}$ RD command every t<sub>CC</sub><sup>a</sup> 145/85/55 145/85/55 ITERM, DRSL, WR WR command every t<sub>CC</sub>,<sup>b, c</sup> mА 250/140/85 250/140/85 RD command every t<sub>CC</sub><sup>b</sup> mА ITERM, DRSL, RD

### Table 15 Supply Current Profile

a.  $I_{\rm DD}$  current @  $V_{\rm DD,MAX}$  flowing into VDD pins

b.  $I_{\rm TERM, DRSL}$  current @  $V_{\rm TERM, DQ, MAX}$  flowing into VTERM pins

c. Mesurement condition: DQ/DQN input swing level is 300mV.

### **Timing Characteristics**

Table 16 summarizes all timing parameters that characterize this memory component. The only exceptions are the core timing parameters that are speed-bin dependent. Refer to the *Timing Parameters* section for more information.

The first section of parameters pertains to the timing of the DQ pins when driving read data.

The second section of parameters is concerned with the timing for the serial interface signals when driving register read data.

The third section of parameters is concerned with the time intervals needed by the interface to transition between power states.

Table 16 Timing C	Characteristics
-------------------	-----------------

Symbol	Parameter and Other Conditions	Minimum	Maximum	Units	Figure(s)
<sup>t</sup> Q,DQ	DRSL DQ output delay (variation across 16 Q bits on each DQ pin) from drive points - output delay $(a) 2.500 \text{ ns} > t_{CYCLE} \ge 2.000 \text{ ns}$ $(a) 3.33\overline{3} \text{ ns} > t_{CYCLE} \ge 2.500 \text{ ns}$ $(a) 3.830 \text{ ns} \ge t_{CYCLE} \ge 3.33\overline{3} \text{ ns}$	-0.055 -0.065 -0.080	+0.055 +0.065 +0.080	ns ns ns	Figure 51
<sup>t</sup> qoff,dq	DRSL DQ output delay offset (a fixed value for all 16 Q bits on each DQ pin) from drive points - output delay	0.000	+0.200	t <sub>CYCLE</sub>	Figure 51
tor,dq, tof,dq	DRSL DQ output - rise and fall times (20%-80%).	0.020	0.040	t <sub>CYCLE</sub>	Figure 51
t <sub>Q,SI</sub>	Serial SCK-to-SDO output delay @ C <sub>LOAD,MAX</sub> = 15 pF -4000 -3200	2 2	12 15	ns ns	Figure 53
t <sub>P,SI</sub>	Serial SDI-to-SDO propagation delay @ $C_{LOAD,MAX}$ = 15 pF	-	15	ns	Figure 53
t <sub>OR,SI</sub> , t <sub>OF,SI</sub>	Serial SDO output rise/fall (20%-80%) @ $C_{LOAD,MAX} = 15 \text{ pF}$	-	10	ns	Figure 53
tpdn-entry	Time for power state to change after PDN entry	-	16	t <sub>CYCLE</sub>	Figure 36
t <sub>PDN-EXIT</sub>	Time for power state to change after PDN exit	0	-	t <sub>CYCLE</sub>	Figure 36

### **Timing Parameters**

Table 17 summarizes the timing parameters that characterize the core logic of this memory component. These timing parameters will vary as a function of the component's speed bin. The four sections deal with the timing intervals between packets with, respectively, row-row commands, row-column commands, and column-row commands.

Table 17 Timing	Parameters
-----------------	------------

Symbol	Parameter and Other Conditions	Min (A)	Min (B)	Min (C)	Min (D)	Units	Figure(s)
t <sub>RC</sub>	$ \begin{array}{ll} \mbox{Row-cycle time: interval between} & t_{RC} \\ \mbox{successive ROWA-ACT or} & t_{RC-R, \ 2tCC} = t_{RCD-R} + t_{CC} + t_{RDP} + t_{RP}{}^a \\ \mbox{ROWP-REFA or ROWP-REFI} & t_{RC-W, \ 2tCC, \ noERAW} = t_{RCD-W, \ noERAW} + t_{CC} + t_{WRP} + t_{RP}{}^a \\ \mbox{activate commands to the same} & t_{RC-W, \ 2tCC, \ ERAW} = t_{RCD-W, \ ERAW} + t_{CC} + t_{WRP} + t_{RP}{}^a \\ \mbox{bank.} \end{array} $	16 16 19 23	20 20 24 28	24 24 24 28	30 30 30 34	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>RAS</sub>	Row-asserted time: interval between a ROWA-ACT or ROWP-REFA or ROWP-REFI activate command and a ROWP-PRE or ROWP-REFP precharge command to the same bank. Note that $t_{RAS,MAX}$ is 64 us for all timing bins.	10	13	17	21	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>RP</sub>	Row-precharge time: interval between a ROWP-PRE or ROWP-REFP precharge command and a ROWA-ACT or ROWP-REFA or ROWP-REFI activate command to the same bank.	6	7	7	9	t <sub>CYCLE</sub>	Figure 4 - Figure 7
tpp	Precharge-to-precharge time: interval between successive ROWP- PRE or ROWP-REFP precharge commands to different banks. $t_{pp.D}^{b}$	4 1	4 1	4 1	4 1	t <sub>CYCLE</sub>	Figure 4 - Figure 7



Symbol	Parameter and Other Conditions	Min (A)	Min (B)	Min (C)	Min (D)	Units	Figure(s)
t <sub>RR</sub>	Row-to-row time: interval between ROWA-ACT or ROWP-t_RRREFA or ROWP-REFI activate commands to different banks.t_RR-D	4 4	4 4	4 4	4 4	<sup>t</sup> CYCLE	Figure 4 - Figure 7
<sup>t</sup> RCD-R	Row-to-column-read delay: interval between a ROWA-ACT activate command and a COL-RD read command to the same bank.	5	7	7	9	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>RCD-W</sub>	Row-to-column-write delay: interval between a ROWA-ACT activate t <sub>RCD-W, noERAW</sub> command and a COL-WR or COL-WRM write command to the same bank. t <sub>RCD-W, ERAW</sub>	1 5	3 7	3 7	5 9	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>CAC</sub>	Column access delay: interval from COL-RD read command to Q read data	6	7	7	8	t <sub>CYCLE</sub>	Figure 10
t <sub>CWD</sub>	Column write delay: interval from a COL-WR or COLM-WRM write command to D write data.	3	3	3	3	<sup>t</sup> CYCLE	Figure 9
t <sub>CC</sub>	Column-to-column time: interval between successive COL-RD commands, or between successive COL-WR or COLM-WRM commands.	2	2	2	2	<sup>t</sup> CYCLE	Figure 4 - Figure 7
<sup>t</sup> rw-bub, Xdrdram	Read-to-write bubble time: interval between the end of a Q read data packet and the start of D write data packet (the end of a data packet is the time interval $t_{CC}$ after its start).	3	3	3	3	<sup>t</sup> CYCLE	Figure 13
t <sub>wr-bub,</sub> Xdrdram	Write-to-read bubble time: interval between the end of a D writed data and the start of Q read data packet (the end of a data packet is the time interval $t_{CC}$ after its start).	3	3	3	4	<sup>t</sup> CYCLE	Figure 13
$t_{\Delta RW}$	Read-to-write time: interval between a COL-RD read command and a COL-WR or COLM-WRM write command. <sup>d</sup>	8	9	9	9	t <sub>CYCLE</sub>	Figure 12
$t_{\Delta WR}$	Write-to-read time: interval between a COL-WR or $t_{\Delta WR}$ COLM-WRM write command and a COL-RD read command. $t_{\Delta WR-D}^{e}$	9 2	10 2	10 2	10 2	t <sub>CYCLE</sub>	Figure 12
t <sub>RDP</sub>	Read-to-precharge time: interval between a COL-RD read command and a ROWP-PRE pre- charge command to the same bank.	3	4	4	6	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>WRP</sub>	Write-to-precharge time: interval between a COL-WR or COLM-WRM write command and a ROWP-PRE precharge command to the same bank.	10	12	12	14	<sup>t</sup> CYCLE	Figure 4 - Figure 7
t <sub>DR</sub>	Write data-to-read time: interval between the start of D write data and a COL-RD read com- mand to the same bank.	6	7	7	7	t <sub>CYCLE</sub>	Figure 12
t <sub>DP</sub>	Write data-to-precharge time: interval between D write data and ROWP-PRE precharge com- mand to the same bank.	7	9	9	11	<sup>t</sup> CYCLE	Figure 9
t <sub>LRRn-LRRn</sub>	Interval between ROWP-LRRn command and a subsequent ROWP-LRRn command. $^{\rm f}$	16	20	24	24	t <sub>CYCLE</sub>	Table 4
t <sub>REFx-LRRn</sub>	Interval between ROWP-REFx command and a subsequent ROWP-LRRn command.	16	20	24	24	t <sub>CYCLE</sub>	Table 4
t <sub>LRRn-REFx</sub>	Interval between ROWP-LRRn command and a subsequent ROWP-REFx command.	16	20	24	24	t <sub>CYCLE</sub>	Table 4

### Table 17 Timing Parameters (Continued)

a. The t<sub>RC,MIN</sub> parameter is applicable to all transaction types (read, write, refresh, etc.). Read and write transactions may have an additional limitation, depending upon how many column accesses (each requiring t<sub>CC</sub>) are performed in each row access (t<sub>RC</sub>). The table lists the special cases (t<sub>RC-R, 2tCC</sub>, t<sub>RC-W, 2tCC, noERAW</sub> t<sub>RC-W, 2tCC, ERAW</sub>) in which two column accesses are performed in each row access. All other parameters are minimum.

b.  $t_{PP-D}$  is the  $t_{PP}$  parameter for precharges to different bank sets. See "Simultaneous Precharge" on page 57.

c. t<sub>RR-D</sub> is the t<sub>RR</sub> parameter for activates to different bank sets. See "Simultaneous Activation" on page 56.

d. See "Propagation Delay" on page 28.

e.  $t_{\Delta WR-D}$  is the  $t_{\Delta WR}$  parameter for write-read accesses to different bank sets. See "Multiple Bank Sets and the ERAW Feature" on page 54. Also, note that the value of  $t_{\Delta WR-D}$  may not take on the values {3,5,7} within the range{ $t_{\Delta WR-D,MIN}$ ...  $t_{\Delta WR,MIN-1}$ } may assume any value  $\ge t_{\Delta WR,MIN}$ .

f. ROWP-LRRn includes the commands {ROWP-LRR0,ROWP-LRR1,ROWP-LRR2} ROWP-REFx includes the commands {ROWP-REFA,ROWP-REFI,ROWP-REFP}

## **Receive/Transmit Timing**

### Clocking

Figure 48 shows a timing diagram for the CFM/CFMN clock pins of the memory component. This diagram represents a magnified view of these pins. This diagram shows only one clock cycle.


CFM and CFMN are differential signals: one signal is the complement of the other. They are also high-true signals — a low voltage represents a logical zero and a high voltage represents a logical one. There are two crossing points in each clock cycle. The primary crossing point includes the high-voltage-to-lowvoltage transition of CFM (indicated with the arrowhead in the diagram). The secondary crossing point includes the low-voltage-to-high-voltage transition of CFM. All timing events on the RSL signals are referenced to the first set of edges.

Timing events are measured to and from the crossing point of the CFM and CFMN signals. In the timing diagram, this is how the clock-cycle time ( $t_{CYCLE}$  or  $t_{CYC,CFM}$ ), clock-low time ( $t_{L,CFM}$ ) and clock-high time ( $t_{H,CFM}$ ) are measured.

Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise  $(t_{R,CFM})$  and fall time  $(t_{F,CFM})$  of the signals are measured from the 20% and 80% points of the full-swing levels.

 $20\% = V_{IL,CFM} + 0.2*(V_{IH,CFM}-V_{IL,CFM})$  $80\% = V_{IL,CFM} + 0.8*(V_{IH,CFM}-V_{IL,CFM})$ 

### Figure 48 Clocking Waveforms



### **RSL RQ Receive Timing**

Figure 49 shows a timing diagram for the RQ11..0 request pins of the memory component. This diagram represents a magnified view of the pins and only a few clock cycles (CFM and CFMN are the clock signals). Timing events are measured to and from the primary CFM/CFMN crossing point in which CFM makes its high-voltage-to-low-voltage transition. The RQ11..0 signals are low-true: a high voltage represents a logical zero and a low voltage represents a logical one. Timing events on the RQ11..0 pins are measured to and from the point that the signal reaches the level of the reference voltage V<sub>REF.RSL</sub>.


Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise  $(t_{R,RO})$ 



and fall time  $(t_{F,RQ})$  of the signals are measured from the 20% and 80% points of the full-swing levels.

$$20\% = V_{IL,RQ} + 0.2*(V_{IH,RQ}-V_{IL,RQ})$$
$$80\% = V_{IL,RQ} + 0.8*(V_{IH,RQ}-V_{IL,RQ})$$

There are two data receiving windows defined for each RQ11..0 signal. The first of these (labeled "0") has a set time,  $t_{S,RQ}$ , and a hold time,  $t_{H,RQ}$ , measured around the primary CFM/CFMN crossing point. The second (labeled "1") has a set time  $(t_{S,RQ})$  and a hold time  $(t_{H,RQ})$  measured around a point 0.5\* $t_{CYCLE}$  after the primary CFM/CFMN crossing point.



### **DRSL DQ Receive Timing**

Figure 50 shows a timing diagram for receiving write data on the DQ/DQN data pins of the memory component. This diagram represents a magnified view of the pins and only a few clock cycles are shown (CFM and CFMN are the clock signals). Timing events are measured to and from the primary CFM/ CFMN crossing point in which CFM makes its high-voltageto-low-voltage transition. The DQ15..0/DQN15..0 signals are high-true: a low voltage represents a logical zero and a high voltage represents a logical one. They are also differential timing events on the DQ15..0/DQN15..0 pins are measured to and from the point that each differential pair crosses.

Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise time  $(t_{IR,DQ})$  and fall time  $(t_{IF,DQ})$  of the signals are measured from the 20% and 80% points of the full-swing levels.

$$\begin{split} &20\% = V_{\rm IL,DQ} + 0.2*(V_{\rm IH,DQ}\text{-}V_{\rm IL,DQ}) \\ &80\% = V_{\rm IL,DQ} + 0.8*(V_{\rm IH,DQ}\text{-}V_{\rm IL,DQ}) \end{split}$$

There are 16 data receiving windows defined for each DQ15..0/DQN15..0 pin pair. The receiving windows for a particular DQi/DQNi pin pair is referenced to an offset parameter  $t_{DOFF,DQi}$  (the index "i" may take on the values {0, 1, ..15} and refers to each of the DQ15..0/DQN15..0 pin

### pairs).


The t<sub>DOFF,DQi</sub> parameter determines the time between the primary CFM/CFMN crossing point and the offset point for the DQi/DQNi pin pair. The 16 receiving windows are placed at times t<sub>DOFF,DQi</sub>+(j/8)\*t<sub>CYCLE</sub> (the index "j" may take on the values {0,1, 2, ..15} and refers to each of the receiving windows for the DQi/DQNi pin pair).

The offset values  $t_{DOFE,DQi}$  for each of the 16 DQi/DQNi pin pairs can be different. However, each is constrained to lie inside the range { $t_{DOFE,MIN}$ ,  $t_{DOFE,MAX}$ }. Furthermore, each offset value  $t_{DOFE,DQi}$  is static and will not change during system operation. Its value can be determined at initialization.

The 16 receiving windows (j=0..15) for the first pair DQ0/ DQN0 are labeled "0" through "15". Each window has a set time ( $t_{S,DQ}$ ) and a hold time ( $t_{H,DQ}$ ) measured around a point  $t_{DOFF,DQ0}+(j/8)*t_{CYCLE}$  after the primary CFM/CFMN crossing point.

The 16 receiving windows (j=0..15) for each of the other pairs DQi/DQNi are also labeled "0" through "15". Each window has a set time ( $t_{S,DQ}$ ) and a hold time ( $t_{H,DQ}$ ) measured around a point  $t_{DOFF,DQi}$ +(j/8)\* $t_{CYCLE}$  after the primary CFM/ CFMN crossing point.

### EDX5116ADSE



### **DRSL DQ Transmit Timing**

Figure 51 shows a timing diagram for transmitting read data on the DQ15..0/DQN15..0 data pins of the memory component. This diagram represents a magnified view of these pins and only a few clock cycles are shown (CFM and CFMN are the clock signals). Timing events are measured to and from the primary CFM/CFMN crossing point in which CFM makes its high-voltage-to-low-voltage transition. The DQ15..0/ DQN15..0 signals are high-true: a low voltage represents a logical zero and a high voltage represents a logical one. They are also differential — timing events on the DQ15..0/DQN15..0 pins are measured to and from the point that each differential pair crosses.

Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise  $(t_{OR,DQ})$  and fall time  $(t_{OF,DQ})$  of the signals are measured from the 20% and 80% points of the full-swing levels.

 $20\% = V_{OL,DQ} + 0.2*(V_{OH,DQ}-V_{OL,DQ})$  $80\% = V_{OL,DQ} + 0.8*(V_{OH,DQ}-V_{OL,DQ})$ 

There are 16 data transmitting windows defined for each DQ15..0/DQN15..0 pin pair. The transmitting windows for a particular DQi/DQNi pin pair are referenced to an offset parameter  $t_{QOFE,DQi}$  (the index "i" may take on the values {0, 1, ..15} and refers to each of the DQ15..0/DQN15..0 pin pairs).

The t<sub>OOFEDOi</sub> parameter determines the time between the pri-

mary CFM/CFMN crossing point and the offset point for the DQi/DQNi pin pair.


The offset values  $t_{QOFF,DQi}$  for each of the 16 DQi/DQNi pin pairs can be different. However, each is constrained to lie inside the range { $t_{QOFF,MIN}, t_{QOFF,MAX}$ }. Furthermore, each offset value  $t_{QOFF,DQi}$  is static; its value will not change during system operation. Its value can be determined at initialization time.

The 16 transmitting windows (j=0..15) for the first pair DQ0/ DQN0 are labeled "0" through "15". Each window begins at the time ( $t_{QOFF,DQ0}+t_{Q,DQ,MAX}+((j - 0.5)/8)*t_{CYCLE}$ ) and ends at the time ( $t_{QOFF,DQ0}+t_{Q,DQ,MIN}+((j+0.5)/8)*t_{CYCLE}$ ) measured after the primary CFM/CFMN crossing point.

The 16 transmitting windows (j=0..15) for the other pairs DQi/DQNi are also labeled "0" through "15". Each window begins at the time ( $t_{QOFF,DQi}+t_{Q,DQ,MAX}+((j - 0.5)/8)*t_{CY-CLE}$ ) and ends at the time ( $t_{QOFF,DQi}+t_{Q,DQ,MIN}+((j+0.5)/8)*t_{CYCLE}$ ) measured after the primary CFM/CFMN crossing point.

Note that when no read data is to be transmitted on the DQ/ DQN pins (and no other component is transmitting on the external DQ/DQN wires), then the voltage level on the DQ/ DQN pins will follow the voltage reference value VTERM,DRSL on the VTERM pin. The logical value of each DQ/DQN pin pair in this no-drive state will be "1/1"; when read data is driven, each DQ/DQN pin pair will have either the logical value of "1/0" or "0/1".





### **Serial Interface Receive Timing**

Figure 52 shows a timing diagram for the serial interface pins of the memory component. This diagram represents a magnified view of the pins only a few clock cycles.

The serial interface pins carry low-true signals: a high voltage represents a logical zero and a low voltage represents a logical one. Timing events are measured to and from the V<sub>REF,RSL</sub> level. Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise time (t<sub>R,SCK</sub> and t<sub>IR,SI</sub>) and fall time (t<sub>F,SCK</sub> and t<sub>IF,SI</sub>) of the signals




are measured from the 20% and  $\,80\%$  points of the full-swing levels.

$$20\% = V_{IL,SI} + 0.2*(V_{IH,SI}-V_{IL,SI})$$
  

$$50\% = V_{IL,SI} + 0.5*(V_{IH,SI}-V_{IL,SI})$$
  

$$80\% = V_{IL,SI} + 0.8*(V_{IH,SI}-V_{IL,SI})$$

There is one receiving window defined for each serial interface signal (RST,CMD and SDI pins). This window has a set time  $(t_{S,RQ})$  and a hold time  $(t_{H,RQ})$  measured around the falling edge of the SCK clock signal.



```
Data Sheet E1033E30 (Ver. 3.0)
```

### Serial Interface Transmit Timing

Figure 53 shows a timing diagram for the serial interface pins of the memory component. This diagram represents a magnified view of the pins and only a few clock cycles are shown.

The serial interface pins carry low-true signals: a high voltage represents a logical zero and a low voltage represents a logical one. Timing events are measured to and from the V<sub>REF,RSL</sub> level. Because timing intervals are measured in this fashion, it is necessary to constrain the slew rate of the signals. The rise time (t<sub>OR,SI</sub>) and fall time (t<sub>OF,SI</sub>) of the signals are measured from the 20% and 80% points of the full-swing levels.


 $\begin{aligned} & 20\% = V_{OL,SI} + 0.2*(V_{OH,SI}-V_{OL,SI}) \\ & 50\% = V_{OL,SI} + 0.5*(V_{OH,SI}-V_{OL,SI}) \\ & 80\% = V_{OL,SI} + 0.8*(V_{OH,SI}-V_{OL,SI}) \end{aligned}$ 

Figure 53 Serial Interface Transmit Waveforms

There is one transmit window defined for the serial interface data signal (SDO pins). This window has a maximum delay time ( $t_{Q,SI,MAX}$ ) from the falling edge of the SCK clock signal and a minimum delay time ( $t_{Q,SI,MIN}$ ) from the next falling edge of the SCK clock signal.

When the memory component is not selected during a serial device read transaction, it will simply pass the information on the SDI input to the SDO output. This combinational propagation delay parameter is  $t_{P,SI}$ . The  $t_{CYC,SCK}$  will need to be increased during a serial read transaction (relative to the  $t_{CYC,SCK}$  value for a serial write transaction) because of the accumulated propagation delay through all of the XDR DRAM devices on the serial interface.

During Initialization, when the serial identification is determined, the SDI-to-SDO path is registered, so the t<sub>CYC,SCK</sub> value can be set to the same value as for serial write transactions. See "Initialization" on page 46.



## **Package Description**

### Package Parasitic Summary

Table 18 summarizes inductance, capacitance, and resistance values associated with each pin group for the memory component. Most of the parameters have maximum values only, however some have both maximum and minimum values.

The first group of parameters are for the CFM/CFMN clock pair pins. They include inductance, capacitance, and resistance

values. The second group of parameters are for the RQ request pins. They include inductance, mutual inductance, capacitance, and resistance values. There are also limits on the spread in inductance and capacitance values allowed in any one memory component. The third group of parameters are specific to the DQ data pins and include inductance, mutual inductance, capacitance, and resistance values. There are also limits on the spread in inductance and capacitance values allowed in any one memory component. The fourth group of parameters are for the serial interface pins. They include inductance and capacitance values.

Symbol	Parameter and Other Conditions	Minimum	Maximum	Units
L <sub>VTERM</sub>	VTERM pin - effective input inductance per four bits	-	2.2	nH
L <sub>I,CFM</sub>	CFM/CFMN pins - effective input inductance <sup>b</sup>	-	5.0	nH
C <sub>I,CFM</sub>	CFM/CFMN pins - effective input capacitance <sup>b</sup>	1.8	2.4	pF
R <sub>I,CFM</sub>	CFM/CFMN pins - effective input resistance	4	18	Ω
L <sub>I,RQ</sub>	RSL RQ pins - effective input inductance <sup>b</sup>	-	5.0	nH
C <sub>I,RQ</sub>	RSL RQ pins - effective input capacitance <sup>b</sup>	1.8	2.4	pF
R <sub>I,RQ</sub>	RSL RQ pins - effective input resistance	4	18	Ω
L <sub>12,RQ</sub>	Mutual inductance between adjacent RSL RQ signals	-	1.8	nH
$\Delta L_{I,RQ}$	Difference in $L_{1,RQ}$ between any RSL RQ pins of a single device	-	1.8	nH
$\Delta C_{I,RQ}$	Difference in C <sub>1</sub> between CFM/CFMN average and RSL RQ pins of single device	-0.12	+0.12	pF
Z <sub>PKG,DQ</sub>	DRSL DQ pins - package differential impedance note - package trace length should be less than 10mm long.	70	130	Ω
C <sub>I,DQ</sub>	DRSL DQ pins - effective input capacitance <sup>a</sup>	-	1.8	pF
$\Delta C_{I,DQ}$	Difference in C <sub>I</sub> between DQi and DQNi of each DRSL pair <sup>a</sup>	-	0.06	pF
R <sub>I,DQ</sub>	DRSL DQ pins - effective input resistance	4	40	Ω
L <sub>I ,SI</sub>	Serial Interface effective input inductance <sup>b</sup>	-	8.0	nH
C <sub>I,SI</sub>	Serial Interface effective input capacitance <sup>b</sup> (RST, SCK, CMD) (SDI,SDO)	1.7	3.0 7.0	pF pF

Table 18 Package Parasitic Summary (package parasitic values are measured on randomly-sampled devices)

a. This is the effective die input capacitance, and does not include package capacitance.

b. CFM/RQ/SI should include package capacitance / Inductance, only DQ does not include package Capacitance. This value is a combination of the device IO circuitry and package capacitance & inductance.





Figure 54 Equivalent Circuits for Package Parasitic

### Package Drawing

### 104-ball FBGA

Solder ball: Lead free (Sn-Ag-Cu)



ECA-TS2-0206-01

### Package Pin Numbering

Figure 55 summarizes the device package's pin assignments.

	L	к	J	н	G	F	E	D	С	в	А
1	DQN3	DQN9	VDD	GND	VDD		GND	VDD	SDI	DQN8	DQN2
2	DQ3	DQ9	VDD						GND	DQ8	DQ2
3	DQN15	DQN5	VDD	RQ10	CFM		RSRV	RQ4	RQ0	DQN4	DQN14
4	DQ15	DQ5	GND	RQ11	CFMN		RSRV	RQ3	GND	DQ4	DQ14
5	VDD	VDD	VTERM			VDD			VTERM	VDD	VDD
6	GND	GND		GND	GND	GND	VDD	VDD		GND	GND
7											
8											
9											
10											
11	GND	VTERM		GND	VDD	GND	GND	VDD		VTERM	GND
12	VDD	GND	GND			VDD			GND	GND	VDD
13	DQN7	DQN13	VDD	RQ9	RQ7		VREF	RQ1	VDD	DQN12	DQN6
14	DQ7	DQ13	CMD	RQ8	RQ6		RQ5	RQ2	GND	DQ12	DQ6
15	DQN11	DQN1	SCK						RST	DQN0	DQN10
16	DQ11	DQ1	GND	VDD	VDD		GND	VDD	SDO	DQ0	DQ10

Figure 55 CSP x 16 Package - Pin Numbering (top view)	Figure 55	CSP x16 Package - Pin Numbering (top view)
---	-----------	--

# Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the EDX5116ADSE.

Type of Surface Mount Device

EDX5116ADSE: 104-ball FBGA < Lead free (Sn-Ag-Cu) >

### - NOTES FOR CMOS DEVICES -

### **1** PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Rambus and the Rambus Logo are trademarks or registered trademarks of Rambus Inc. in the United States and other countries. Rambus and other parties may also have trademark rights in other terms used herein.

#### The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

#### [Product applications]

Be aware that this product is for use in typical electronic equipment for general-purpose applications. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

#### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

#### [Usage environment]

Usage in environments with special characteristics as listed below was not considered in the design. Accordingly, our company assumes no responsibility for loss of a customer or a third party when used in environments with the special characteristics listed below.

Example:

- 1) Usage in liquids, including water, oils, chemicals and organic solvents.
- 2) Usage in exposure to direct sunlight or the outdoors, or in dusty places.
- 3) Usage involving exposure to significant amounts of corrosive gas, including sea air, CL<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>X</sub>.
- 4) Usage in environments with static electricity, or strong electromagnetic waves or radiation.
- 5) Usage in places where dew forms.
- 6) Usage in environments with mechanical vibration, impact, or stress.
- 7) Usage near heating elements, igniters, or flammable items.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0706