

1 M-BIT DYNAMIC RAM 128K-WORD BY 8-BIT, HYPER PAGE MODE (EDO)

Description

The μPD421805 is a 131,072 words by 8 bits CMOS dynamic RAM with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

The μPD421805 is packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 131,072 words by 8 bits organization
- Single +5.0 V $\pm 10\%$ power supply
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 512 refresh cycles/8 ms

Part number	Power consumption		Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
	Active (MAX.)	Standby (MAX.)			
μPD421805-25-A	550 mW	5.5 mW (CMOS level input)	70 ns	124 ns	25 ns
μPD421805-30-A					30 ns
μPD421805-25					25 ns
μPD421805-30					30 ns
μPD421805-35					35 ns


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Hyper page mode (EDO) cycle time (MIN.)	Package	Refresh
μPD421805G5-25-A	70 ns	25 ns	28-pin plastic TSOP (II) (400 mil)	CAS before RAS refresh RAS only refresh Hidden refresh
μPD421805G5-30-A	70 ns	30 ns		
μPD421805G5-25	70 ns	25 ns		
μPD421805G5-30	70 ns	30 ns		
μPD421805G5-35	70 ns	35 ns		
μPD421805LE-25-A	70 ns	25 ns	28-pin plastic SOJ (400 mil)	
μPD421805LE-30-A	70 ns	30 ns		
μPD421805LE-25	70 ns	25 ns		
μPD421805LE-30	70 ns	30 ns		
μPD421805LE-35	70 ns	35 ns		

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A8 : Address Inputs
- I/O1 to I/O8: Data Inputs/Outputs
- $\overline{RAS}$: Row Address Strobe
- $\overline{CAS}$: Column Address Strobe
- $\overline{WE}$: Write Enable
- $\overline{OE}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μ PD421805 has input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A8 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address inputs)	Input	Address bus. Input total 17-bit of address signal, upper 9-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word is selected from 131,072-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

[illegible]

Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{ARH} or t_{ACH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{RAS}$, $\overline{CAS}$ inactive) and then, execute eight $\overline{CAS}$ before $\overline{RAS}$ or $\overline{RAS}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25^\circ C$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		100	mA	1, 2, 3
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$			2.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$			1.0		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		100	mA	1, 2, 3, 4
Operating current (Hyper page mode (EDO))	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{HPC}} = 25 \text{ ns}$		100	mA	1, 2, 5
			$t_{\text{HPC}} = 30 \text{ ns}$		90		
			$t_{\text{HPC}} = 35 \text{ ns}$		80		
CAS before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$		100	mA	1, 2
Input leakage current	I _{I (L)}	$V_{\text{I}} = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V		-10	+10	μA	
Output leakage current	I _{O (L)}	$V_{\text{O}} = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)		-10	+10	μA	
High level output voltage	V _{OH}	$I_{\text{O}} = -2.5 \text{ mA}$		2.4		V	
Low level output voltage	V _{OL}	$I_{\text{O}} = +2.1 \text{ mA}$			0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)


AC Characteristics Test Conditions

(1) Input timing specification




(2) Output timing specification


• μPD421805



μPD421805-A



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{RC}	124	—	124	—	124	—	ns	
RAS precharge time	t _{RP}	50	—	50	—	50	—	ns	
CAS precharge time	t _{CPN}	10	—	10	—	10	—	ns	
RAS pulse width	t _{RA}	70	10,000	70	10,000	70	10,000	ns	
CAS pulse width	t _{CA}	10	10,000	12	10,000	15	10,000	ns	
RAS hold time	t _{RH}	20	—	20	—	20	—	ns	
CAS hold time	t _{CH}	70	—	70	—	70	—	ns	
RAS to CAS delay time	t _{RCD}	20	55	20	52	20	50	ns	1
RAS to column address delay time	t _{RA}	15	40	15	35	15	30	ns	1
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns	2
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	10	—	12	—	15	—	ns	
OE lead time referenced to RAS	t _{OES}	0	—	0	—	0	—	ns	
CAS to data setup time	t _{CLZ}	0	—	0	—	0	—	ns	
OE to data setup time	t _{OLZ}	0	—	0	—	0	—	ns	
OE to data delay time	t _{OED}	15	—	15	—	15	—	ns	
Transition time (rise and fall)	t _T	1	50	1	50	1	50	ns	
Refresh time	t _{REF}	—	8	—	8	—	8	ms	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
t _{RA} ≤ t _{RA} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RA} > t _{RA} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{AA} (MAX.)	t _{RA} + t _{AA} (MAX.)
t _{RCD} > t _{RCD} (MAX.)	t _{CAC} (MAX.)	t _{RCD} + t _{CAC} (MAX.)

t_{RA} (MAX.) and t_{RCD} (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RA} ≥ t_{RA} (MAX.) and t_{RCD} ≥ t_{RCD} (MAX.) will not cause any operation problems.

2. t_{CRP} (MIN.) requirement is applied to RAS, CAS cycles.

Read Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	70	—	70	ns	1
Access time from $\overline{\text{CAS}}$	μPD421805-A t _{CAC}	—	20	—	20	—	—	ns	1
	μPD421805 t _{CAC}	—	15	—	18	—	20		
Access time from column address	t _{AA}	—	30	—	35	—	40	ns	1
Access time from $\overline{\text{OE}}$	t _{OE A}	—	20	—	20	—	20	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t _{RA L}	30	—	35	—	40	—	ns	
Read command setup time	t _{RCS}	0	—	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t _{OE Z}	0	15	0	15	0	15	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t _{CHO}	5	—	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
t _{RA D} ≤ t _{RA D} (MAX.) and t _{RC D} ≤ t _{RC D} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RA D} > t _{RA D} (MAX.) and t _{RC D} ≤ t _{RC D} (MAX.)	t _{AA} (MAX.)	t _{RA D} + t _{AA} (MAX.)
t _{RC D} > t _{RC D} (MAX.)	t _{CAC} (MAX.)	t _{RC D} + t _{CAC} (MAX.)

t_{RA D} (MAX.) and t_{RC D} (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RA D} ≥ t_{RA D} (MAX.) and t_{RC D} ≥ t_{RC D} (MAX.) will not cause any operation problems.

2. Either t_{RCH} (MIN.) or t_{RRH} (MIN.) should be met in read cycles.
3. t_{OE Z} (MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ hold time referenced to $\overline{\text{CAS}}$	twch	10	—	12	—	15	—	ns	1
$\overline{\text{WE}}$ pulse width	twp	10	—	12	—	15	—	ns	1
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{RAS}}$	trwl	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ lead time referenced to $\overline{\text{CAS}}$	tcwl	10	—	12	—	15	—	ns	
$\overline{\text{WE}}$ setup time	twcs	0	—	0	—	0	—	ns	2
$\overline{\text{OE}}$ hold time	toeh	0	—	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	0	—	ns	3
Data-in hold time	t _{DH}	10	—	12	—	15	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	trwc	165	—	165	—	165	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	trwd	89	—	89	—	89	—	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	tcwd	34	—	37	—	39	—	ns	1
Column address to $\overline{\text{WE}}$ delay time	tawd	49	—	54	—	59	—	ns	1

- Note**
1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{HPC}	25	—	30	—	35	—	ns	1
RAS pulse width	t _{RASP}	70	125,000	70	125,000	70	125,000	ns	
CAS pulse width	t _{HCAS}	10	10,000	12	10,000	15	10,000	ns	
CAS precharge time	t _{CP}	10	—	10	—	10	—	ns	
Access time from CAS precharge	t _{ACP}	—	33	—	40	—	45	ns	
CAS precharge to WE delay time	t _{CPWD}	54	—	59	—	64	—	ns	2
RAS hold time from CAS precharge	t _{RHCP}	35	—	40	—	45	—	ns	
Read modify write cycle time	t _{HPRWC}	68	—	75	—	83	—	ns	
Data output hold time	t _{DHC}	5	—	5	—	5	—	ns	
$\overline{OE}$ to $\overline{CAS}$ hold time	t _{OCH}	5	—	5	—	5	—	ns	4
$\overline{OE}$ precharge time	t _{OEP}	5	—	5	—	5	—	ns	
Output buffer turn-off delay from $\overline{WE}$	t _{WEZ}	0	15	0	15	0	15	ns	3,4
$\overline{WE}$ pulse width	t _{WPZ}	10	—	10	—	10	—	ns	4
Output buffer turn-off delay from $\overline{RAS}$	t _{OFR}	0	15	0	15	0	15	ns	3,4
Output buffer turn-off delay from $\overline{CAS}$	t _{OFC}	0	15	0	15	0	15	ns	3,4
Access time from previous $\overline{WE}$ (Hyper page mode (EDO) read and write cycle)	t _{AWE}	—	55	—	65	—	75	ns	
Access time from previous $\overline{CAS}$ (Hyper page mode (EDO) write and read cycle)	t _{ACE}	—	55	—	65	—	75	ns	


Notes 1. t_{HPC} (MIN.) is applied to $\overline{CAS}$ access.

- If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RDW} ≥ t_{RDW} (MIN.), t_{CPWD} ≥ t_{CPWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
- t_{OFC} (MAX.), t_{OFR} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
- To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$ as follows. The effective specification depends on state of each signal.
 - Both $\overline{RAS}$ and $\overline{CAS}$ are inactive (at the end of the read cycle)
 $\overline{WE}$: inactive, $\overline{OE}$: active
 t_{OFC} is effective when $\overline{RAS}$ is inactivated before $\overline{CAS}$ is inactivated.
 t_{OFR} is effective when $\overline{CAS}$ is inactivated before $\overline{RAS}$ is inactivated.
 - Both $\overline{RAS}$ and $\overline{CAS}$ are active or either $\overline{RAS}$ or $\overline{CAS}$ is active (in read cycle)
 $\overline{WE}$, $\overline{OE}$: inactive t_{OZ} is effective.
 - Both $\overline{RAS}$ and $\overline{CAS}$ are inactive or $\overline{RAS}$ is active and $\overline{CAS}$ is inactive (at the end of read cycle)
 $\overline{WE}$, $\overline{OE}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - $\overline{WE}$: inactive (in read cycle)
 $\overline{CAS}$: inactive, $\overline{OE}$: active t_{CHO} is effective.
 $\overline{CAS}$, $\overline{OE}$: active t_{OCH} is effective.


Refresh Cycle

Parameter	Symbol	t _{HPC} = 25 ns		t _{HPC} = 30 ns		t _{HPC} = 35 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	t _{CSH}	5	—	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t _{CHR}	10	—	10	—	10	—	ns	
RAS precharge CAS hold time	t _{RPC}	5	—	5	—	5	—	ns	
WE hold time	t _{WHR}	15	—	15	—	15	—	ns	

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Late Write Cycle




Read Modify Write Cycle



[illegible]

6427525 0091339 T36

Hyper Page Mode (EDO) Read Cycle ($\overline{\text{WE}}$ Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


[illegible]

6427525 0091341 694

[illegible]

6427525 0091343 467

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

530

6427525 0091345 23T

Hyper Page Mode (EDO) Write and Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


The diagram illustrates the timing relationships for RAS, CAS, and Address signals. The RAS signal is shown as a series of pulses, with parameters t_{RC} (total cycle time), t_{RAS} (RAS access time), and t_{RP} (RAS pulse width) indicated. The CAS signal is shown as a series of pulses, with parameters t_{CRP} (CAS setup time), t_{PC} (CAS pulse width), and t_{CPN} (CAS precharge time) indicated. The Address signal is shown as a series of pulses, with parameters t_{ASR} (Address setup time) and t_{RAH} (Address hold time) indicated. The diagram also shows the relationship between RAS and CAS signals, with t_{CRP} and t_{PC} indicating the time between RAS and CAS signals.

6427525 0091347 002

Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)




Remark $\overline{\text{OE}}$: Don't care



6427525 0091349 985

Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)



detail of lead end




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.21	0.009
N	0.10	0.004
P	$3^{\circ} + 7^{\circ} - 3^{\circ}$	$3^{\circ} + 7^{\circ} - 3^{\circ}$

S28G5-50-7JD5

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	$18.67^{+0.2}_{-0.35}$	$0.735^{+0.008}_{-0.013}$
C	10.16	0.400
D	11.18 ± 0.2	$0.440^{+0.008}_{-0.007}$
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.6	0.024
G	3.5 ± 0.2	$0.138^{+0.008}_{-0.007}$
H	2.4 ± 0.2	$0.094^{+0.008}_{-0.007}$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.40 ± 0.20	$0.370^{+0.008}_{-0.007}$
Q	0.15	0.006
T	R0.85	R0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

P28LA-400A-2

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD421805.

Types of Surface Mount Device

μ PD421805G5: 28-pin plastic TSOP (II) (400 mil)

μ PD421805LE: 28-pin plastic SOJ (400 mil)

■ 6427525 0091352 47T ■