液晶之友 电话: 020-33819057 Http://www.lcdfriends.com

# TFT COLOR LCD MODULE

## Type: NL10276AC30-01 38cm (15.0 Type), XGA

## SPECIFICATIONS

## (First Edition)

## PRELIMINARY

This document is preliminary. All information in this document are subject to change Without prior notice.



Lechwiesenstr.9 · 86899 Landsberg/Lech Tel.: 08191/911720 · Fax: 08191/9117222

Color LCD I	ice Operations Unit	AUCO
Approved	7. Feller	Jun. 10, 1998
Checked	ZZLL	Jun. 10, 1998
Prepared	J. Kusaraai	Jun. 10, 1998
	Nr 1	,

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use of aerospace equipment, submarine cables, nuclear reactor control systems and life support systems.

If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

3/43

76

## CONTENTS

	P.4
2. FEATURES	— P.4
3. APPLICATIONS	P. 4
4. STRUCTURE AND FUNCTIONS	P. 4
5. OUTLINE OF CHARACTERISTICS(at room temperature)	— P. 5
6. BLOCK DIAGRAM	P.6
7. SPECIFICATIONS	P. 7
7.1 GENERAL SPECIFICATIONS	P. 7
7.2 ABSOLUTE MAXIMUM RATINGS	P.7
7.3 ELECTRICAL CHARACTERISTICS	— P.8
7.4 CAUTIONS ABOUT POWER SUPPLY	P.9
7.5 INTERFACE PIN CONNECTIONS	P. 11
7.3 ELECTRICAL CHARACTERISTICS         7.4 CAUTIONS ABOUT POWER SUPPLY         7.5 INTERFACE PIN CONNECTIONS         7.6 PIN FUNCTIONS         7.7 FUNCTIONS         7.7.1 HOW TO USE THE ABOVE FUNCTIONS         7.7.2 SERIAL COMMUNICATION TIMING AND WAVEFORM         7.8 EXPANSION FUNCTION         7.8.1 HOW TO USE EXPANSION MODES         7.8.2 SETTING SERIAL DATA         7.8.3 DISPLAY IMAGES         7.8.4 COLOR CONTROL FUNCTION AND GRAPH IMAGE	— P. 13
7.7 FUNCTIONS	— P. 15
7.7.1 HOW TO USE THE ABOVE FUNCTIONS	P. 15
7.7.2 SERIAL COMMUNICATION TIMING AND WAVEFORM	— P. 16
7.8 EXPANSION FUNCTION	P. 24
7.8.1 HOW TO USE EXPANSION MODES	P. 24
7.8.2 SETTING SERIAL DATA	— P. 25
7.8.3 DISPLAY IMAGES	— P. 26
7.8.4 COLOR CONTROL FUNCTION AND GRAPH IMAGE	P. 28
7.8.5 OSD FUNCTION	—— P. 30
7.8.5 OSD FUNCTION	P. 31
7.9 INPUT SIGNAL TIMINGS 7.9.1 XGA MODE (STANDARD)	P. 32
7.9.1 XGA MODE (STANDARD)	— P. 32
7.9.2 TIMING FOR GENERATING CLAMP SIGNAL INTERNALLY	—— P. 34
7.9.3 TIMING FOR INPUTING CLAMP SIGNAL FROM OUTSIDE	P. 34
7.10 INPUT SIGNAL AND DISPLAY POSITION	— P. 35
7.11 OPTICAL CHARACTERRISTICS	— P. 36
7.12 RELIABILITY TEST	— P. 38
8.GENERAL CAUTIONS	P. 39
9.OUTLINE DRAWINGS	P. 41
9.0 UTLINE DRAWINGS	P. 41
9.2 REAR VIEW	— P. 42

.. .

4/43

### 1. DESCRIPTION

NL10276AC30-01 is a TFT(thin film transistor) active matrix color liquid crystal display(LCD) comprising amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight. NL10276AC30-01 has a built-in backlight with an inverter.

The 38cm(15.0 Type) diagonal display area contains  $1024 \times 768$  pixels and can display full-color (more than 16 million colors simultaneously). Also, it has wide viewing angle and multi-scan function. Therefore, this module calls Super Fine TFT.

### 2. FEATURES

- · Ultra-wide viewing angle
- Low reflection
- · High luminance
- Analog RGB signals
- · Multi-scan function: e.g., XGA, SVGA, VGA, VGA-TEXT, PC-9801, MAC
- · Incorporated edge type backlight (Four lamps, Inverter)
- Lamp holder replaceable (Part No. 150LHS01)

### 3. APPLICATIONS

- · Desk-top type of PC
- Engineering work station

### 4. STRUCTURE AND FUNCTIONS

A color TFT (thin film transistor) LCD module is comprised of a TFT liquid crystal panel structure, LSIs for driving the TFT array, and a backlight assembly. The TFT panel structure is created by sandwiching liquid crystal material in the narrow gap between a TFT array glass substrate and a color filter glass substrate. After the driver LSIs are connected to the panel, the backlight assembly is attached to the backside of the panel.


RGB (red, green, blue) data signals from a source system is modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver LSIs which in turn addresses the individual TFT cells.

Acting as an electro-optical switch, each TFT cell regulates light transmission from the backlight assembly when activated by the data source. By regulating the amount of light passing through the array of red, green, and blue dots, color images are created with clarity.

DOD-H6466 5/43 5. OUTLINE OF CHARACTERISTICS (at room temperature) 304.128(H) × 228.096(V)mm Display area a-Si TFT active matrix Drive system Display colors Full-color Number of pixels 1024 × 768 Pixel arrangement **RGB** vertical stripe Pixel pitch  $0.297(H) \times 0.297(V)mm$ 19 - E Module size  $350.0(H) \times 265.0(V) \times 24.0(D)mm$ Weight 1680g (typ.) 150:1 (typ., perpendicular) Contrast ratio Viewing angle (more than the contrast ratio of 10:1) 85° (typ., left side, right side) · Horizontal: 85° (typ., up side, down side) • Vertical: Designed viewing direction • Optimum grayscale (  $\gamma = 2.2$ ): perpendicular Polarizer Pencil-hardness 3H (min. at JIS K5400) Color gamut 35%(typ., At center, To NTSC) 44ms(typ.), " black " to " white " Response time  $180 \text{cd/m}^2(\text{typ.})$ Luminance Analog RGB signals, Synchronous signals(Hsync and Vsync), CLK Signal system 12V, 12V (Logic/LCD driving, Backlight) Supply voltage Edge light type: Four cold cathode fluorescent lamps with an inverter Backlight [Replaceable parts] Lamp holder: 150LHS01 Inverter: 150PW011

Power consumption

24W (typ.)



7/43

## 7. SPECIFICATIONS

## 7.1. GENERAL SPECIFICATIONS

Item	Contents	Unit
Module size	350.0±0.6 (H) x 265.0±0.6 (V) x 24.0 (max.)(D)	mm
Display area	304.128 (H) x 228.096 (V)	mm
Number of dots	1024 x 3 (H) x 768 (V)	dots
Pixel pitch	0.297 (H) x 0.297 (V)	mm
Dot pitch	0.099 (H) x 0.297 (V)	mm
Pixel arrangement	RGB (Red, Green, Blue) vertical stripe	-
Display colors	full color	color
Weight	1720 (max.)	g

## 7.2. ABSOLUTE MAXMUM RATINGS

Parameter	Symbol	Symbol Ratings Unit		Remarks	
Supply voltage	VDD	-0.3 to +14	V	Ta=25°C	
	VDDB	-0.3 to +14	V	- -	
Logic input voltage	Vinl	-0.3 to +5.5	V	Ta=25°C	
R,G, B input voltage	Vin2	-6.0 to +6.0	V	VDD=12V	
CLK input voltage	Vin3	-7.0 to +7.0	V		
BRTL input voltage	Vin4	-0.3 to +1.5	V	·	
Storage temp.	Tst	-20 to +60	С	-	
Operating temp.	Тор	0 to +50	Ċ	Module surface note 1	
Humidity		≤95% relative humidity		Ta≦40 ℃	
(no condensation)		≤85% relative humidity	40 <ta≦50 td="" ℃<=""></ta≦50>		
· · ·		numidity shall not exceed Ta=5 5% relative humidity level.	50°C,	Ta>50 °C	

note 1: Measured at the display area

#### DOD-H6466 8/43


## 7.3. ELECTRICAL CHARACTERISTICS


(1) Logic, LCD driving, Back		·			<b>I</b>	(Ta=25°C)
Item	Symbol	Mio.	Тур.	Mar	Unit	Remarks
Supply voltage	VDD	11.4	12.0	12.6	V	for Logic and LCD driving
· · · · · · · · · · · · · · · · · · ·	VDDB	11.4	12.0	12.6	V	for backlight
Logic input " L " voltage 1	ViL1	0	-	0. <del>6</del>	v	for BRTP
Logic input "H" voltage 1	ViH1	4.5	_	5.25	v	<u>,</u>
Logic input " L " voltage 2	ViL2	0		0.8	V	Logic except BRTP
Logic input "H" voltage 2	ViH2	2.2	-	5.25	V	
Input CLK voltage	ViCLK	0.6	-	1.0	Vp-p	CLK
Input DC voltage level	ViDCCLK	-4.5	-	+4.5	V	
Logic input " L " current 1	liL1	-10	-	-	μA	HS, VS
Logic input "H" current l	liH1	-	-	160	μA	
Logic input " L " current 2	IiL2	-1400	-	-	μA	CNTSEL, CPSEL, POWC
Logic input "H" current 2	liH2	-	—	10	μA	ADJSEL
Logic input " L " current 3	IiL3	-1.0	—		mA	BRTC, BRTL, ACA,
Logic input "H" current 3	liH3	<b></b> .	_	0.8	mA	PWSEL
Logic input " L " current 4	IiL4	-1.0	-	-	mA	BRTP
Logic input "H" current 4	liH4 '	-		10	mA	
Logic input " L " current 5	liL5	-10	-		μA	Logie except shous input
Logic input "H" current 5	liH5	-		10	μA	Logic except above input
Supply current	IDD		570	800	mA	VDD=12.0V
note 1	IDDB		1430	1600	mA	VDDB=12.0V (Max.luminance)

Note 1: Pixel checkered pattern

(Ta=25°C) (2) Video signal (R, G, B) input Unit Remarks Min. Item Тур. Max. Maximum amplitude (white - black) 0 0.7 0.9 Need to adjust contrast Vp-p (white) if input more 0.7Vp-p (black) DC input level ( black ) +3.5 v -3.5

## (3) CLK input equivalent circuit





- CAUTION Wrong power sequence may damage to the module.

- a) Logic signals (synchronous signals and control signals) should be "0" voltage (V), when VDD is not input. If higher than 0.3 V is input to signal lines, the internal circuit will be damaged.
- b) LCD module will shut down the power supply of driving voltage to LCD panel internally, when one of CLK, Hsync, Vsync is not input more than 90 ms typically. As the display data are unstable in this period, the display is disordered. But the backlight works correctly even this period. So the backlight ON/OFF should be controlled by BRTC signal.
- c) The backlight ON/OFF (BRTC signal) should be controlled while logic signals are supplied. The backlight power supply (VDDB) is not related to the power supply sequence. However, unstable data will be displayed when the backlight power is turned ON with no logic signals.
- d) Keep POWC signal "L" more than 200 ms after the power supply (VDD) is input, if POWC signal is controlled.
- e) Analog RGB input are independent from this power supply sequence.
- f) 12V for backlight should be started up within 80ms, otherwise, the protection circuit makes the backlight turn off

10/43


#### (2) Ripple of supply voltage


Please note that the ripple at the input connector of the module should be within the values shown in this table. If the ripple would be beyond these values, the noise might appear on the screen.

	VDD	VDDB
	(for logic and LCD driver)	(for backlight)
Acceptable range	≦ 100mVp-p	≦ 200mVp-p

note 1: The acceptable range of ripple voltage includes spike noise.


Example of the power supply connection





(3)Inverter current wave

In the luminance control mode, the rush current below flows into the inverter of the module. The duty cycle varies from 100% through 20% depending on the luminance control level. This might cause the noise on the screen. Please evaluate the appropriate value of the capacitor in the filter to eliminate the noise.



N. 14						DOD-H64	66
****	e pin conn	TECTION					
I DIC AVE			· · .	_			
) CN1			: 1.				
Part No. :			(coaxial type)				
Adaptable s			27(For cable typ				
			T(For board to b	oard type)			
Supplier :			RIC CO., LTD.				
Coaxial cab		)537PF75VI			The second se		
Supplier :		CHI CO., L				00	
	note	I: A coaxial	cable shield sho	uia de con	nected with	I GND.	
Pin No.	Symbol	Pin No.	Symbol		Figure f	rom socket vie	w
1	B	4	Vsync				
2	G	5	Hsync		1 2		
3	R	6 🔻	CLK				0 0
L		·					
2) CN3							
Part No. :	IL-Z-	15PL-SMT	Y				
	socket : IL-Z-						
Supplier :			lectronics Indust	ry Limited	(JAE)		
	•						
Pin No.	Symbol	Pin No.	Symbol		Figu	re from socket	; view
. 1	VDD	9	GND		Ψ.		
2	VDD	10	CNTCLK		15	$14 \cdot \cdot \cdot \cdot 2$	2 1
3	GND	11	CPSEL		1		
4	GND	12	CLAMP	· .	·- · ·		
	POWC	13	GND				
5		14	N.C.			,	
5	CNTSEL	14					
	CNTSEL CNTDAT	14	GND				
6							
6 7 8	CNTDAT CNTSTB	15 🔻	GND				
6 7 8	CNTDAT	15 🔻	GND				
6 7 8	CNTDAT CNTSTB	15 🔻	GND				
6 7 8	CNTDAT CNTSTB	15 🔻	GND				
6 7 8 Note 1:N.C.(1	CNTDAT CNTSTB No connection)	15 🔻	GND				
6 7 8 Note 1:N.C.(1 3) CN4 Part No. :	CNTDAT CNTSTB No connection) DF14 socket : DF14	15 ▼ should be of A-20P-1.25 I-20S-1.25C	GND pen.				
6 7 8 Note 1:N.C.(1 3) CN4 Part No. :	CNTDAT CNTSTB No connection) DF14 socket : DF14	15 ▼ should be of A-20P-1.25 I-20S-1.25C	GND pen.				
6 7 8 Note 1:N.C.(1 B) CN4 Part No. : Adaptable s Supplier :	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC	15 ▼ should be op IA-20P-1.25 I-20S-1.25C DSE ELECT	GND pen. H RIC CO., LTD				
6 7 8 Note 1:N.C.(1 3) CN4 Part No. : Adaptable s	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol	15 ▼ should be on IA-20P-1.25 I-20S-1.25C DSE ELECT Pin No.	GND pen. H RIC CO., LTD Symbol		Figu	re from socke	t view
6 7 8 Note 1:N.C.(1 b) CN4 Part No. : Adaptable s Supplier : Pin No. 1	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC	15 ▼ should be op 1A-20P-1.25 1-20S-1.25C DSE ELECT Pin No. 11	GND pen. H RIC CO., LTD Symbol ADJSEL		Figu	re from socke	t view
6 7 8 Note 1:N.C.(1 B) CN4 Part No. : Adaptable s Supplier :	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol	15 ▼ should be op 1A-20P-1.25 1-20S-1.25C DSE ELECT Pin No. 11 12	GND pen. H RIC CO., LTD Symbol ADJSEL N.C.			re from socke	•
6 7 8 Note 1:N.C.(1 b) CN4 Part No. : Adaptable s Supplier : Pin No. 1	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol GND	15 ▼ should be op 1A-20P-1.25 1-20S-1.25C DSE ELECT Pin No. 11	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2				•
6 7 8 Note 1:N.C.(1 9) CN4 Part No. : Adaptable s Supplier : 1 2	CNTDAT CNTSTB No connection) Socket : DF14 HIRC Symbol GND OSDENI	15 ▼ should be op 1A-20P-1.25 1-20S-1.25C DSE ELECT Pin No. 11 12	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND				•
6 7 8 Note 1:N.C.(1 3) CN4 Part No. : Adaptable s Supplier : Pin No. 1 2 3	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol GND OSDENI GND	15 ▼ should be of A-20P-1.25 I-20S-1.25C DSE ELECT Pin No. 11 12 13	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND N.C.				•
6 7 8 Note 1:N.C.(1 3) CN4 Part No. : Adaptable s Supplier : Pin No. 1 2 3 4	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol GND OSDENI GND OSDENI GND	15 ▼ should be of A-20P-1.25 I-20S-1.25C DSE ELECT Pin No. 11 12 13 14	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND N.C. GND				•
6 7 8 Note 1:N.C.(1 9) CN4 Part No. : Adaptable s Supplier : 1 2 3 4 5	CNTDAT CNTSTB No connection) Socket : DF14 HIRC Symbol GND OSDENI GND OSDENI GND OSDBI GND	15 ▼ should be op 1A-20P-1.25 -20S-1.25C DSE ELECT Pin No. 11 12 13 14 15	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND N.C.				•
6 7 8 Note 1:N.C.(1 9) CN4 Part No. : Adaptable s Supplier : 1 2 3 4 5 6	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol GND OSDENI GND OSDENI GND OSDBI GND OSDBI	15 ▼ should be op 1A-20P-1.25 1-20S-1.25C DSE ELECT Pin No. 11 12 13 14 15 16	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND N.C. GND				•
6 7 8 Note 1:N.C.(1 3) CN4 Part No. : Adaptable s Supplier : Pin No. 1 2 3 4 5 6 7	CNTDAT CNTSTB No connection) DF14 socket : DF14 HIRC Symbol GND OSDENI GND OSDENI GND OSDBI GND OSDGI GND	15 ▼ should be of A-20P-1.25 I-20S-1.25C DSE ELECT Pin No. 11 12 13 14 15 16 17	GND pen. H RIC CO., LTD Symbol ADJSEL N.C. CNTSTB2 GND N.C. GND N.C.				•

4

NEC Corporation

-----


12/43

(4) CN201

Part No. :IL-Z-11PL-SMTYAdaptable socket :IL-Z-11S-S125C3Supplier :Japan Aviation Ele

IL-Z-11S-S125C3 Japan Aviation Electronics Industry Limited (JAE)

Pin No.	Symbol	Pin No.	Symbol
1	VDDB	7	ACA
2	VDDB	8	BRTC
3	VDDB	9	BRTH
4	GNDB	10	BRTL
5	GNDB	11 🔻	N.C.
6	GNDB		



Note 1:N.C.(No connection) should be open.

## (5) CN202

Part No. :	IL-Z-9PL-SMTY
Adaptable socket :	IL-Z-9S-S125C3
Supplier :	Japan Aviation Electronics Industry Limited (JAE)

Pin No.	Symbol	Pin No.	Symbol
1	GNDB	6	BRTL
2	GNDB	7	BRTP
3	ACA	8	GNDB
4	BRTC	9 🗸	PWSEL
5	BOTH		


Fig	ure	fr	:0	ш	so	cke	t vie	w
•								
9	8 ·	•	•	•	٠	2	1	

NEC Corporation

Note 1:N.C.(No connection) should be open.

Caution: Choice CN201 or CN202 and use one.

## (Rear view) .



13/43

## 7.6. PIN FUNCTION

Symbol	U/O	Logic	Description
CLK	Input	Positive	Dot clock input. (ECL level) This timing-signal is for display data.
Hsync	Input	Negative	Horizontal synchronous signal input (TTL level)
Vsync	Input	Negative	Vertical synchronous signal input (TTL level)
R	Input		Red video signal input (0.7Vp-p, 75Ω)
G	Input		Green video signal input (0.7Vp-p, 75 $\Omega$ )
B	Input		Blue video signal input (0.7Vp-p, 75 $\Omega$ )
POWC	Input	Positive	Power control signal (TTL level) "H" or "Open": Logic and LCD power are on. "L": Logic and LCD power are off. When POWC is "L", serial communication data is clear. Please set again. note 1
CNTSEL	Input		Display control signal in case of serial communications. (TTL level) "H" or "Open" : Default, "L" : External control Serial communications are set up by external control.
CNTDAT	Input	Positive	Display control data (TTL level) Detail of CNTDAT is mentioned in 7.7 FUNCTIONS.
CNTCLK	Input	Positive	CLK for display control data (TTL level) Detail of CNTDAT is mentioned in 7.7 FUNCTIONS.
CNTSTB	Input	Positive	Latch pulse for display control data (TTL level) Detail of CNTDAT is mentioned in 7.7 FUNCTIONS.
CPSEL	Input		CLAMP function select signal "H" or "Open": Default, "L": External control
CLAMP	Înput	Negative	Clamp timing signal of black level (TTL level) This mode works in CPSEL = "L".
ADJSEL	Input	Positive	Contrast, brightness select control signal (TTL level)
CNTSTB2	Input	Positive	Latch pulse2 for display control data Detail of CNTDAT is mentioned in 7.7 FUNCTIONS
OSDRI	Input		Input OSD-R data Detail of CNTDAT is mentioned in 7.8.5 OSD FUNCTIONS
OSDGI	Input	-	Input OSD-G data Detail of CNTDAT is mentioned in 7.8.5 OSD FUNCTIONS
OSDBI	Input	—	Input OSD-B data Detail of CNTDAT is mentioned in 7.8.5 OSD FUNCTIONS
OSDENI	Input	Positive	Enable signal for OSD Detail of CNTDAT is mentioned in 7.8.5 OSD FUNCTIONS

Note 1: When POWC is "L" logic input signal is all "0V". If input more than "0.3V", inside circuits of the LCD module may be broken.

Description Symbol I/O Logic Luminance control signal (TTL level) Input Positive ACA "H" or "Open" : Normal luminance "Ľ" : Low luminance (1/2 of normal luminance) Backlight ON/OFF control signal (TTL level) Positive BRTC Input "H" or "Open" : Backlight ON, "L": Backlight OFF Variable resistor control or Voltage control BRTH Input 3Å See the detail below function select BRTL Input \_ Luminance control signal BRTP Select the control of luminance (TTL level) Positive PWSEL Input See the detail in next page 4 Power supply for Logic and LCD driving +12V (  $\pm 5\%$ ) VDD \_ \_ Power supply for backlight. +12V ( $\pm 5\%$ ) VDDB ----\_ Signal ground for Logic and LCD driving (Connect to a system ground) ----\_ GND Ground for backlight. GNDB is not connected to the frame ground of GNDB LCD module.

Note1: Frame ground, system ground (GND) and backlight ground (GNDB) are not connected in the module.

Note2: 12V for backlight should be started up within 80ms, otherwise, the protection cirecuit makes the backlight turn off.

[Function select]

T driverour overver						
Form	Terminal	How to adjust				
BRTP signal =Valid	PWSEL="L"	Luminance can be controlled by BRTP-signal. See More detail of 7.8.6 OUTSIDE CONTROL FOR LUMINANCE				
BRTP signal PWSEL= =should be "H" or "Open"		Volume	Please connect BRTP and BRTL. Note 1			
open		Voltage	BRTH is "0V", and BRTL input voltage controls brightness. When BRTL input voltage is "1V" the luminance become maximum, and when BRTL input voltage is "0V", the luminance becomes minimum			

Note 1: The variable resistor for luminance control should be  $10k\Omega$  type, and zero point of the resistor correspond to the minimum of luminance.

O BRTL BRTH C

Maximum luminance(100%) :  $R=10 \text{ K}\Omega$ Minimum luminance (20%) :  $R=0\Omega$  Mating variable resistor:  $10K \Omega \pm 5\%$ , B curve

DOD-H6466

14/43

	DOD-H6466 15/43
<ul> <li>7.7. FUNCTIONS <ul> <li>This LCD module has following functions by serial</li> <li>(1) Control Display position (VERTICAL):</li> <li>(2) Control Display position (HORIZONTAL):</li> <li>(3) Control CLK delay:</li> <li>(4) Change CLK fall/rise synchronous:</li> <li>(5) Contrast control:</li> <li>(6) Sub-Contrast control:</li> <li>(7) Sub-Brightness control:</li> </ul> </li> </ul>	data input (table 1) See table 3 See table 6 See table 4 See table 5 See table 9, 10 and 7.8.4 COLOR CONTROL FUNCTION AND GRAPH IMAGE
Set up the following items to work the above function (A) Expansion mode: (B) CLK counts of horizontal period: (C) CLK frequency range:	ons See table 2 and 7.8 EXPANSION FUNCTION See table 7 See table 8

## 7.7.1. HOW TO USE THE ABOVE FUNCTIONS

If CNTSEL is "L", the above functions( (1)-(4), (A)-(C) ) are valid. (CNTSEL is "H" or open, default values are valid.) After serial data are transferred, the data is latched by CNTSTB. Once, the data is latched, the above functions( (1)-(4), (A)-(C) ) are effective.


If ADJSEL is "L", the above functions( (5)-(7) )are valid. (ADJSEL is "H" or open, default values are valid.) After serial data are transferred, the data is latched by CNTSTB2. Once, the data is latched, the above functions( (5)-(7) ) are effective.

Please keep CNTSTB/2 to be "L" during transferring data. Input data can be changed during power on, but LCD display may be disturbed. When the serial data are changed, we recommend that the backlight power is off using BRTC function.

				DOD-H6466	16/43
772 SERIAL CC	MMUNICATION	TIMING AND WAV	- EFORM		
				•	
CNTDAT INVA	LID X D0 X D1	X D44 INVALID	XAD11X	AD10 XAD0 X	
CNTCLK	MAN			//	
CNTSTB	<u> </u>				
CNTSTB2	<u> </u>	· · · · · · · · · · · · · · · · · · ·			ğ

Parameter	Symbol	Min.	Max.	Unit	Remark	
CLK pulse-width	Twck	50	-	ns	CNTCLK	
CLK frequency	Fclk	_	5	MHz	CNICLK	
DATA set-up-time	Tdst	50	-	ns	CNTDAT	
DATA hold-time	Tdhi	50		ns		
Latch pulse-width	Twlp	50	-	ns	CALTETE CALTETES	
Latch set-up-time	Tlst	50	-	ns	CNTSTB, CNTSTB2	
Rise / fall time	Tr, Tf		50	ns.	CNT xxx	





-----

.....

- - -

3

17/43

 $\mathcal{T}_{\mathcal{T}}$ 

DATA	DATA name	Function	
D0	VEX3	Expansion mode	
D1	VEX2	Expansion mode	See table 2
D2	VEX1	Expansion mode	See lable 2
D3	VEX0	Expansion mode	
D4	VD10	Vertical display position (MSB)	
D5	VD9	Vertical display position	
D6	VD8	Vertical display position	
D7	VD7	Vertical display position	
D8	VD6	Vertical display position	
D9	VD5	Vertical display position	See table 3
D10	VD4	Vertical display position	
D11	VD3	Vertical display position	
D12	VD2	Vertical display position	
D13	VD1	Vertical display position	
D14	VD0	Vertical display position (LSB)	
D15	DELAY6	CLK delay (MSB)	
D16	DELAY5	CLK delay	-1
D17	DELAY4	CLK delay	
D18	DELAY3	CLK delay	See table 4
D19	DELAY2	CLK delay	
D20	DELAYI	CLK delay	
D21	DELAYO	CLK delay (LSB)	
D22	CKS	CLK reverse signal	See table 5
D23	HD8	Horizontal display position (MSB)	
D24	HD7	Horizontal display position	
D25	HD6	Horizontal display position	
D26	HD5	Horizontal display position	-1
D27	HD4	Horizontal display position	See table 6
D28	HD3	Horizontal display position	
D29	HD2	Horizontal display position	
D30	HD1	Horizontal display position	
D31	HD0	Horizontal display position (LSB)	-1
D32	HSE10	CLK count of horizontal period (MSB)	
D33	HSE9	CLK count of horizontal period	-
D34	HSE8	CLK count of horizontal period	-1
D35	HSE7	CLK count of horizontal period	
D36	HSE6	CLK count of horizontal period	-
D37	HSE5	CLK count of horizontal period	See table 7
D38	HSE4	CLK count of horizontal period	
D39	HSE3	CLK count of horizontal period	
D39 D40	HSE2	CLK count of horizontal period	-
D40 D41	HSE1	CLK count of horizontal period	
D41 D42	HSE0	CLK count of horizontal period (LSB)	
D42 D43	MODI	CLK frequency select	
D43 D44	MOD1 MOD0	CLK frequency select	-See table 8

.

Continue to next page

.

.

. • . •

## DOD-H6466 18/43

 $q^2$ 

	states and states as state	· · · · · · · · · · · · · · · · · · ·	/
Table I	CNITIAT	Composition (	
I AUIG I.	CINIDAL	COmposition	A0111111100011A101

DATA	DATA name	Functio	0
AD11	DAA0	Color adjust select data (LSB)	
AD10	DAAI	Color adjust select data	See table 10
AD9	DAA2	Color adjust select data	
AD8	DAA3	Color adjust select data (MSB)	
AD7	DAD7	Color adjust data (MSB)	
AD6	DAD6	Color adjust data	·····
AD5	DAD5	Color adjust data	
AD4	DAD4	Color adjust data	See table 9
AD3	DAD3	Color adjust data	Jee laure 9
AD2	DAD2	Color adjust data	
AD1	DAD1	Color adjust data	
AD0	DAD0	Color adjust data (LSB)	

NEC Corporation

DOD-H6466 19/43

Table 2. Display mode (VEX3 to VEX0 : 4bit)

VEX3	VEX2	VEX1	VEX0	Vertical magnification	Display mode	Displa	y image
0	0	0	.0	1	XGA	Standard	note 1
0	0	0	1	1.25	SVGA	۲.	
0	0	1	0	_1.6	PC98,VGA,TEXT		
0	0	1	1	i –	Prohibit 🧠		
0	1	0	0		Prohibit		
0	1	0	1	- I	Prohibit		
0	1	1	0	-	Prohibit		
н <b>О</b>	1 4	1	1	· _	Prohibit	See 7.8.3	DISPLAY
1	0	0	0	—	· Prohibit	IMAGE	
1	0	0	1	1.2	832 x 624(MAC)		
1	0	1	0	-	Prohibit		
1	0	1	1	_	Prohibit		
1	1	0	0		Prohibit		
1	1 1	0	1	-	Prohibit		
1	1 1	1	0		Prohibit	ļ	
I	1	1	1		Prohibit	ען	

note 1: When CNTSEL is "H" or "Open", display mode is XGA.

Table 3. Vertical position (VD10 to VD0 : 11bit)

VD10	VD9	VD8	VD7	VD6	VD5	VD4	VD3	VD2	VDL	VD0	Vertical position [H] note 1
0	0	- 0	0	0	0	0	0	0	0	0	Prohibit
0	0	0	0	0	0	0	0	0	0	1	Prohibit
0	0	0	0	0	0	0	0	0	1	0	Prohibit
0	0	0	0	0	0	0	0	0	I	1	Prohibit
0	0	0	0	0	0	0	0	1	0	0	4
0	0	ó	0	0	0	0	0	ŧ	0	1	5
			•	•	•	•	•	•	-	-	•
•	•	•	•	•	•	•	•	•	•	•	•
•	•		•	•	•	•	•	•	•	•	· •
1	1	1	1	1	1	1	1	1	0	1	2045
l	1	li	1	1	1	1	1 1	1	1	0	2046
1	1		1	1	1	1	1	1	1	ι	2047 note 2

note 1: This is horizontal line number for effective VIDEO signal from Vsync-fall. note 2: The maximum vertical position is Vsync total.

note 3: When CNTSEL is "H" or "Open", vertical position is fixed at 35[H].

Unit

15

**D\$** 

ns

ns

ns

D\$

ns

113

ns

**DŞ** 

ns

ns

nş

'ns

ns

у.

Delay

36.0

36.3

36.6

36.8

37.1

37.3

37.6

37.8

38.1

38.4

38.7

38.9

39.2

39.4

39.7

20/43

DELAY[60]	Delay	Unit	DELAY[60]	Delay	Unit
00H _	11.1	ns	30H	23.6	ns
01H	11.3	ns	31H	23.8	13
02H	11.6	ns	32H	24.1	ns
03H	11.8	ns	33H	24.3	ns
04H	12.1	ns	34H	24.6	ns
05H	12.3	ns	35H	24.8	ns
06H	12.6	ns	36H	25.1	DS.

ns

ns.

ns

**n**\$

<u>ns</u>

ns

ns

ns

ns

ns

**D**\$

ns

ns

ns

13

**D\$** 

**n**9

**n9** 

<u>ns</u>

ns

37H

38H

39H

3AH

3BH

3CH

3DH

3EH

3FH

40H

41H

42H

43H

44H

45H

46H

47H

48H

49H

4AH

29.3

29.5

29.8

30.1

30.3

ns

<u>n9</u>

ц\$

ממ

ns

Table 4. CLK delay (DELAY6 to DELAY0 : 7bit)

12.8

13.1

13.4

13.6

13.9

14.1

14.4

14.6

14.9

15.2

15.5

15.7

16.0

16.2

16.5

16.7

17.0

17.3

17.5

17.8

07H

08H

09H

0AH

0BH

0CH

0DH

OEH

0FH

10H

11H

12H

13H

14H

15H

16H

17H

18H

19H

1AH

65H 9 66H 25.3 67H **E**.9 68H 25.6 ns 25.8 ns 69H 6AH 26.1 ns 26.4 6BH n\$ 6CH 26.6 ns 6DH 26.8 ns: 27.1 ns 6EH 27.4 ns 27.7 <u>ns</u> 28.0 ۵s 28.3 ns 28.5 ns 28.8 ns 29.0 ۵s

DELAY[6..0]

60H

61H

62H

63H

64H

6FH	39.9	ns
70H	40.2	ns
71H	40.4	ns
72H	40.7	ns
73H	41.0	ns
74H	41.2	11S
75H	41.4	ns
76H	41.7	ns
77H	42.0	D.S
78H	42.3	ns
79H	42.5	ns
7AH	42.8	13
7BH	43.1	as
7CH	43.3	ns
7DH	43.5	ns

43.8

44.0

115

05

7EH

7FH

			_	j			_	_
Г	1BH	18.1	ns	4BH	30.6	ns		
	1CH	18.3	ns	4CH	30.8	ns	L	
	1DH	18.6	ns	4DH	31.1	ns	L	
	1EH	18.8	ns	4EH	31.3	<u>n</u> 9	L	
	1FH	19.1	Q\$	4FH	31.6	ns	L	
	20H	19.4	ns	50H	31.9	ns		
	21H	19.6	ns	51H	32.1	ns		
	22H	19.9	ns	52H	32.4	ns		
	23H	20.2	ns	53H	32.7	ns	ł	
-	24H	20.4	ns	54H	32.9	ns		
	25H	20.7	ns	55H	33.2	ns		
	26H	20.9	ns	56H	33.4	0.9	1	
	27H	21.2	ns	57H	33.7	<u>0</u> .S_		
	28H	21.5	115	58H	34.0	ns		
F	29H	21.7	ns	59H	34.3	ns		
	2AH	22.0	ns	5AH	34.5	ns		
	2BH	22.3	ns	5BH	34.8	ns		
	2CH	22.5	מם	5CH	35.0	ns		
	2DH	22.7	ns	5DH	35.3	ns		
	2EH	23.0	ns	5EH	35.5	ns		
	2FH	23.3	115	5FH	35.8	ns		
n	te 1: When	CNTSEL i	s "H"	or "Open", D	ELAY[60]	is fix	ed	a

at 00H.

. ....

	· · · · · · · · · · · · · · · · · · ·	
note 2: This delay value is typical value at T the delay will be changed.	a=25°C. By changing ambient temperature and powe	r supply,
Please set up a preferable display pos	ition. See the following references.	
O Variation of CLK delay by temp	perature drift. (as reference) The temperature constant	t of CLK
delay is 0.2%/°C.		
		Ť
Calculated example:		
In case of delay time is 2		
(a) In case Ta rising to	50°C.	
	$ne \rightarrow (50^{\circ}C - 25^{\circ}C) \times 0.002 \times 20ns = +1ns$	
So, the total delay ti	me is 21 ns at Ta=50°C.	
(b) In case Ta falling to		
Decrease of delay ti	$me \rightarrow (0^{\circ}C - 25^{\circ}C) \times 0.002 \times 20ns = -1ns$	
	ime is 19 ns at Ta=0°C.	

© Variation of CLK delay time against each LCD module. (as reference)

-10.5% to +14.4%

		MOD se	tting	
	0,0	0,1	1,0	1,1
The upper limit of CLK delay; DELAY[60]	Prohibit	59H	6BH	7FH

Table 5. CLK reverse signal (CKS)

CKS	FUNCTION
	DATA is sampled on rising edge of CLK
0	
	DATA is sampled on falling edge of CLK
. 1	

- -----

\_\_\_\_\_

note 1: When CNTSEL is "H" or "Open", CKS is "0".

	•											
										···	DOD-H	646 <b>6</b>
	Table	6. Disp	lay ho	rizonta	l positi	on (H	<u>D8 to l</u>	HD0 : 9	9bit)			
- 13° -	HD8	HD7	HD6	HD5	HD4	HD3	HD2	HD1	HD0	Horizontal posi	tion [CLK]	note l
	0	0	0	0	0	0	0	0	0	Pro	ohibit	
	0	0	0	0	0	0	0	0	1	Pro	ohibit	
					•	•	•	•	•		•	
					•	•	• .	•	•		•	
	0	0	1	1	1	1	1	1 ·	1	Pro	hibit	
	0	1	0		o	0	0	0	0		64	
	l õ		0	Ō	Ō	0	0	0	1		65	
	1.			ļ.							•	
	.	Ι.		1.		.		•	•	, ,		
			,	1	1,	1	1	0	1		509	
								1	0	[	510	
									1 I		511	

note 1: This is CLK number from Hsync-fall to effecting VIDEO signal.

note 2: When CNTSEL is "H" or "Open", Horizontal position is set at 296[CLK].

## Table 7, CLK count of horizontal period (HSE10 to HSE0 : 11bit)

2016 / .	ible 7. CLK count of horizontal period (110210 to 11020 11100)										
HSE10	HSE9	HSE8	HSE7	HSE6	HSE5	HSE4	HSE3	HSE2	HSE1	HSE0	CLK count note 1
0	0	0	0	0	0	0	0	0	0	0	0
0	0	Ō	0	0	0	0	0	0	0	1	1
•	۰.		•	•	•	•	•	•	•		•
•	•		•	• •	•		•	•	•	•	
•		•		•	•	•	•	•	•	•	•
1	τ	1	1	1	1	1	I	1	0	1	2045
1		1	1	1		1	1	1	1	0	2046
1	1 1						1	1	1	1	2047

note 1: This is CLK number from Hsync to next Hsync.

note 2: When CNTSEL is "H" or "Open", CLK count is set at 1344[CLK].

note 3: This CLK count must be equal to CLK count of input signal.

Table 8. CLK free	uency select	(MOD1 to	MOD0 : 2bit)

MOD1	MOD0	CLK frequency [MHz]
0	0	Prohibit
0	1	65 < f ≦ 80
1	0	- 50 < f ≦ 65
1	1	20 < f ≦ 50

note 1: Set up the MOD1 and MOD0 complying with input CLK frequency. note 2: When CNTSEL is "H" or "Open", CLK frequency is set 65 to 80MHz.

## DOD-H6466 23/43

Table 9. Color control data (DAD7 to DAD0 : 8bit)

DAD7	DAD6	DAD5	DAD4	DAD3	DAD2	DAD1	DAD0	Adjusting value
0	0	0	0	0	0	0	0	0
0	0	0	0	0	· 0	0	1	1
•	•	•	•	•	•	•	•	•
•			•	•	•	•	•	•
0	1	1	1	1	1	1	1	127
1	0	0	0	0	0	0	0	128
1	0	0	0	0	0	0	1	129
•	٠		•	•	•	•	•	•
•	• 4	•.	•	•	•	•	•	•
1	1	1	1	I	1	0	1	253
1	1	1 -	1	1	1	1	0	254
1	1	1	1	1	I	1	1	255

Note 1: Adjust value for selecting function above table.10.

Note 2: Different D/A-range depend on function selected.

Note 3: See more detail 7.8.4. Color control function and graph image.

## Table 10. Color adjust select data (DAA3 to DAA0 : 4bit)

DAA3	DAA2	DAA1	DAD0	Function
0	0	0	0	Prohibit
0	0	0	1	Main contrast
Ō	0		0	Prohibit
ō.	0	· 1 · · ·	1	Prohibit
Ō	1	· · 0	· 0	Sub-contrast R
0	1	0	1	Sub-contrast G
õ	1	1	0	Sub-contrast B
ō	1	· 1	t	Sub-brightness R
-	· 0	0	. 0	Sub-brightness G
i i	0	Ó	I	Sub-brightness B
1	Ő	1	. 0	Prohibit
	n	1	1.	Prohibit
1	1	0	Ó	Prohibit
i	1	Ő	1	Prohibit
1	, 1	1	o i	Prohibit
1	1	1	ī	Prohibit

Note 1: See more detail 7.8.4. Color control function and graph image.

### 7.8. EXPANSION FUNCTION

## 7.8.1. HOW TO USE EXPANSION MODE

Expansion mode is a function to expand screen. For example, VGA signal has  $640 \times 480$  pixels. But, if the display data can expanded to 1.6 times vertically and horizontally, VGA screen image can be displayed fully on the screen of XGA resolution.

This LCD module has the function of expanding vertical direction as shown in Table 1. And expanding horizontal direction is possible by setting input CLK frequency which is equivalent to the magnification. It is necessary to make this CLK outside of this LCD module.

The below image is display example, HD and VD is set to most suitable frequency.

Please adopt this mode after evaluating display quality, because the appearance of expansion mode is happened to become bad some cases.

Input	Number of	Magnification						
display			Horizontal note l					
XGA	1024 x 768	. 1	1					
SVGA	800 x 600	1,25	1.25					
VGA	640 x 480	1.6	1.6					
VGA text	720 x 400	1.6	1.4					
PC9801	640 x 400	1.6	1.6					
MAC	832 x 624	1.2	1.2					

The followings show display magnifications for each mode.

note 1: The horizontal magnification multiples the input clock(CLK). Input CLK = system CLK × horizontal magnification

Example:

In case of XGA and VGA, CLK frequency can be decided as follows. XGA: (system CLK(65MHz)) × 1.0=65MHz VGA: (system CLK(25.175MHz)) × 1.6=40.28MHz

25/43

## 7.8.2. SETTING SERIAL DATA


		Inpu	t signal			-		Module	serial data se	tting	
				Horiz	ontal	Vert	ical	HSE	HSE HD		
Mode	System CLK [M Hz]	Hsync (kHz)	Vsync [Hz]	Count number [CLK]	DSP • [CLK]	Count number [H]	DSP *		Calculation formula	26	
	4 - -			(A)	(B)	_	(C)	(A) x Ver. mag.	(B) x Hor. mag.	=(C)	
XGA (1024 x 768 )	65 75 78.75	48.363 56.476 60.023	60.004 70.069 75.029	1344 1328 1312	296 280 272	806 806 800	35 35 31	(A) x 1	(B) x 1		
MAC (832x624)	57.283	49.725	74.5	1152	288	667	42	(A)xi.2	(B)x1.2		
SVGA (800 x 600)	36 40 50 49.5	35.156 37.879 48.077 46.875	56.25 60.317 72.188 75	1024 1056 1040 1056	200 216 184 240	625 628 666 666	24 27 29 24	(A) x 1.25	(B) x 1.25	=(C	
VGA (640 x 480)	25.175 31.5 31.5 30.24	31.469 37.861 37.5 35.0	59.94 72.809 75 66.667	800 832 840 864	144 168 184 160	525 520 500 525	35 31 19 42	(A) x 1.6	(B) x 1.6		
VGA text (720 x 400)	28.322 31.5	31.469 37.927	70.087 85.04	900 936	153 180	449 446	37 45	(A) x 1.4	(B) x 1.4		
PC9801 (640 x 400)	21.053	24.827	56.432	848	144	440	33	(A) x 1.6	(B) x 1.6	443	

\*: DSP = Display Start Period. DSP is total of "pulse-width" and "back-porch".

Note 1: HD and VD are approximate value. Set HD and VD in case of adjusting display to the screen center. Note 2: The pulse-width of Hsync, Vsync and back-porch are the same as XGA-mode. (Standard-mode). Note 3: HSE see CLK number of table 7.


Note 4: HD see horizontal position of table 6.

Note 5: VD see vertical position of table 3.



NEC Corporation


-----



· · · · · · · · · · · · · · · · · · ·	DOD-H6466	28/4
.8.4. COLOR CONTROL FUNCTION AND GRAPH IMAGE		
This LCD module can adjust the following functions by serial data input	(table.1)	
(1) Main contrast:		
(2) Sub-contrast each R,G,B: See table 9, 10 and 7.8.4	Color control function	and
(3) Sub-brightness each R,G,B: graph image		
(1) Main contrast		2
Main contrast is adjusted R/G/B contrast at the same time. Co	ntrast control the amp	litude of
input video signal.	-	
Default value: 128, Valid range: 78 to 198		
Contrast minimum: 198		
Contrast maximum: 78		
ADJSEL="H" or "Open" : Maincontrast=128		
(2) Sub-contrast R,G,B		
Sub-contrast can adjust each R/G/B. Contrast control the ampli	tude of input video sign	ial.
Default value: 128, Valid range: 78 to 198		
Contrast minimum: 198		
Contrast maximum: 78		
ADJSEL="H" or "Open" : Maincontrast=128		
(3) Sub-brightness R,G,B		
Sub-brightness can adjust each R/G/B. Brightness adjust the bl	ack level of input video	signal.
Default value: 128, Valid range: 55 to 163		
Brightness minimum: 55		
Brightness maximum: 163		
ADJSEL="H" or "Open" : Maincontrast=128		
Note1: If use to go over above valid range, LCD module will be	not destroy. However I	CD will
be inferiority. Please keep value of valid range.		

Note2: Although set up the same value for each LCD, color will be caused the different. And also, will be afraid to deviate values from optical characteristics. Please adopt this functions evaluating display quality.

- -




\_\_\_\_\_

				DOD-H6466	30/43
7.8.5. OSD FUNCTION	· ·				
OSD (On Screen Display) i input data. Possible to dis period of OSDENI	s the function play 1 bit d	n to display th ata for each R	ne other digital //G/B color (8 c	data on the input olors). OSD valid	analog for the
	igital data fo OSD signal i OSD signal i	s valid			. <b>)</b>
OSD is the sub-display fo Please adopt the OSD imag	r function-co ge evaluating	ontrol and the g display quali	display qualit ty.	ty will be not gua	rantee.
(OSD image)					
Analog R,G,B	<u> </u>				
OSDENI					
OSDRIO,GI,BI				<del>,</del>	-in
Real display image					
. ,				•	
· .					
~				:	
		•			

31/43

## 7.8.6. OUTSIDE CONTROL FOR LUMINANCE

Outside control is valid, when PWSEL="L" and input signal for BRTP. Luminance can be controlled by the duty value of input signal for BRTP. Duty=100%: luminance is maximum. Duty=20%: luminance is minimum.



Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Frequency	1/tPW	185	-	340	Hz	
Pulse-width	tHPW/tPW	20	_	100	%	at max. luminance (100%)
	ViL	-	-	0.6	v	—
Input voltage	ViH	4.5			v	—

Regarding set up for frequency, please refer to the below method.

Set up frequency = Vsync frequency  $\times$  (n+0.25) or (n+0.75)

Please adopt the frequency evaluating the display quality, because the display will be disturbed depend on frequency.

## 7.9. INPUT SIRIAL TIMINGS 7.9.1. XGA MODE (STANDARD)

....


-----


	Name	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/tc	52.0	65.0	80.0	MHz	XGA standard
CLK	• -			15.385		ns	
	Rise / Fall	tcrf	-	-	10	ns	
	Pulse-width	tci/t c	0.4	0.5	0.6	-	_
	Period	th	16.0	20.677	22.7	μs	48.363kHz (typ.)
				1344	-	CLK	
	Display	thd	_	15.754		μs	
· ,			-	1024	_	CLK	
	Front-porch	thf	-	0.369		μs	-
	-		10	24	—	CLK	
Hsync	Pulse-width	thp		2.092	_	μs	
			16	136	-	CLK	
	Back-porch	thb	1.0	2.462	-	μs	note1
	-		44	160	-	CLK	
	Pulse-width	thpb	1.8		_	μs	-
	+Back-porch						
	Vsync – Hsync	thvh	3			CLK	
	- timing	thvs	1	·	·	CLK	
	Rise / Fall	thrf		<b>—</b>	10	ns	
	Period	tv	13.3	16.665	18.5	ms	60.004Hz (typ.)
				806	_	н	,
	Display	tvd		15.880	-	μs	-
				768	_	н	
Vsync	Front-porch	tvf	-	62.031	—	μs	_
			1	3		H	
	Pulse-width	tvp	-	124.0 <b>6</b>	→	μs	<u> </u>
			2	6	-	н	
	Back-porch	tvb	<u> </u>	599.63	-	μs	
	-		5	29	· <b>—</b>	н	
Analog		tda	4	-		ns	_

note1: Minimum values of Back-porch (thb) must be satisfied with both 1.0 µs and 44 CLK.

32/43


NEC Corporation





#### NEC Corporation

. ....



36/43

## 7.11. OPTICAL CHARACTERISTICS

## $(Ta = 25^{\circ}C, VDD = 12V, VDDB = 12V)$ note 1

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Contrast ratio	CR	Perpendicular	TBD	150	-	-	note 2
Luminance	Lvmax	White	150	1 <b>80</b>	-	cd/m <sup>2</sup>	-
Luminance uniformity	-	White	_	1.1	1.30	_	note 3

Reference data

P			(Ta	ı = 25℃,	/) note 1			
Item	Symbol	Condition		Min.	Тур.	Max.	Unit	Remark
Viewing angle	θR	$CR > 10, \theta U=0^\circ, \theta$	D=0°	70	85		deg.	
range	θL	white/black		70	85	—	deg.	
	<i>θ</i> υ	$CR > 10, \theta R=0^{\circ}, \theta L=0^{\circ}$ white/black		70	85		deg.	note 4
	θD			70	85		deg.	
Color gamut	C	at center, to N	ITSC	35	. 48	_	%	
Luminance	1	Maximum	ACA=L	_	30 to 100	—	%	
control range			ACA=H		60 to 100		70	
Response time	Ton	black to wh	ite	-	44	80	ms	note 5
	Toff	White to bla	ick		47	80	ms	note 5


note 1: The luminance is measured after 20 minutes from the module works, with all pixels in "white". The typical value is measured after luminance saturation. Display mode: VESA XGA-75Hz RGB input voltage: 0.7Vp-p Contrast: Default value

note 2: The contrast ratio is calculated by using the following formula.

Luminance with all pixels in "white"

Contrast ratio (CR) =

Luminance with all pixels in "black"



note 3: Luminance uniformity is calculated by using the following formula.

Maximum luminance


DOD-H6466

37/43

цí.


Minimum luminance

The luminance is measured at near the five points shown below.




note 4: Definitions of viewing angle are as follows. Normal

Luminance uniformity =



note 5: Definitions of response time is as follows.

Photo-detector output signal is measured when the luminance changes " black " to " white " and " white " to " black ". Response time are Ton and Toff of the photo-detector output amplitude. Ton is the time between 0% and 90%. Toff is the time between 100% and 10%.



38/43

## 7.12. RELIABILITY TEST

Test item	Test condition	Judgment
High temperature/humidity	$50\pm 2^{\circ}$ , 85% relative humidity	*1
operation	240 hours, Display data is black.	
Heat cycle (operation)	① $0^{\circ}C \pm 3^{\circ}C \cdots 1$ hour	*1
	$55^{\circ}C \pm 3^{\circ}C \cdots 1$ hour	-
	② 50 cycles , 4 hours/cycle	
:	③ Display data is black.	
Thermal shock	① -20℃±3℃…30 minutes	*1
(non-operation)	$60^{\circ}C \pm 3^{\circ}C \cdots 30$ minutes	
	② 100 cycles	
•	3 Temperature transition time is within	
	5 minutes.	
Vibration (non-operation)	① 5-100Hz, 2G	*1, *2
	1 minute/cycle,	
	X,Y,Z direction	
	② 50 times each direction	
Mechanical shock	① 55G, 11ms	*1, *2
(non-operation)	X,Y,Z direction	
	② 3 times each direction	
ESD (operation)	$150 \text{pF}, 150 \Omega, \pm 10 \text{KV}$	*1
	9 places on a panel *3	··· ]
	10 times each place at one-second intervals	
Dust, (operation)	15 kinds of dust (JIS-Z 8901)	*1
· · · · · · · · · · · · · · · · · · ·	Hourly 15 seconds stir, 8 times repeat	

\*1: Display function is checked by the same condition as LCD module out-going inspection.

\*2: Physical damage \*3: Discharge points are shown in the figure.

. . . . .

#### 39/43

## 8.GENERAL CAUTIONS

Because next figures and sentence are very important, please understand these contents as follows.

CAUTION This figure is a mark that you will get hurt and/or the module will have damages when you make a mistake to operate.

This figure is a mark that you will get an electric shock when you make a mistake to operate.

CAUTION



Do not touch an inverter --on which is stuck a caution label-- while the LCD module is under the operation, because of dangerous high voltage.

- Caution when taking out the module
   Pick the pouch only, in taking out module from a carrier box.
- (2) Cautions for handling the module
  - ① As the electrostatic discharges may break the LCD module, handle the LCD module with care against electrostatic discharges.



As the LCD panel and backlight element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.

- ③ As the surface of polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
- ④ Do not pull the interface connectors in or out while the LCD module is operating.
- ⑤ Put the module display side down on a flat horizontal plane.
- Handle connectors and cables with care.
- When the module is operating, do not lose CLK, Hsync, or Vsync signal. If any one of these signals is lost, the LCD panel would be damaged.

(a) The torque to mounting screw should never exceed 0.392  $\rm N\cdot m$  (4 Kgf  $\cdot \, cm)$  .

#### (3) Cautions for the atmosphere

Dew drop atmosphere should be avoided.

- ②Do not store and/or operate the LCD module in a high temperature and/or high humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.
- (3) This module uses cold cathode fluorescent lamps. Therefore, the life time of lamps becomes short conspicuously at low temperature.


(Do not operate the LCD module in a high magnetic field.


- (4) Caution for the module characteristics
  - (D) not apply fixed pattern data signal to the LCD module at product aging. Applying fixed pattern for a long time may cause image sticking.
- (5) Other cautions
  - ① Do not disassemble and/or reassemble LCD module.
  - ② Do not readjust variable resistor or switch etc.
  - ③ When returning the module for repair or etc., please pack the module not to be broken. We recommend to the original shipping packages.

Liquid Crystal Display has the following specific characteristics. There are not defects or malfunctions.

The display condition of LCD module may be affected by the ambient temperature. The LCD module uses cold cathode tube for backlight. Optical characteristics, like luminance or uniformity, will change during time.

Uneven brightness and/or small spots may be noticed depending on different display patterns.





ing in the	<del>بر المراجع الم</del> محمد المراجع الم	Revision History			DOD-H6466	43/43	
Rev.	Prepared	Revision contents	Approved	Checked	Prepared	Issued date	
 I	date Jun. 10, 1998	DOD-H6466	Z/ Jule.	zzhk	J. Kusongi M. Yoshida		
		•					
		-		-			
		•					
:							
			•				

•