



Reprogrammable 16K x 16 Registered PROM

Features

- 0.8-micron CMOS for optimum speed/power
- High speed
 - 20 ns max set-up
 - 12 ns clock to output
- 16-bit-wide words
- Registered outputs
- Three programmable input chip selects
- Synchronous or asynchronous chip selects
- Programmable output enable
- Initialization capability
 - Separate control pin (INIT)
 - Programmable initialization word
- Programmable synchronous or asynchronous Init
- 44-pin PLCC and 44-pin LCC packages
- 100% reprogrammable in windowed packages

- TTL-compatible I/O
- Capable of withstanding greater than 2001V static discharge

Functional Description

The CY7C275 is a high-performance 16K-word by 16-bit CMOS PROM with output registers. It is available in a 44-pin PLCC and a 44-pin LCC, and is 100% reprogrammable in windowed packages. The memory cells utilize proven EPROM floating-gate technology and word-wide programming algorithms.

The CY7C275 features three independently programmable synchronous or asynchronous chip selects (CS₂ - CS₀) for on-chip address decoding of up to eight banks of PROMs. The active polarity of the output enable (OE) is also programmable.


In order to read the CY7C275, all three chip selects must be active and OE must be enabled. The data stored at the array location addressed by the address lines

(A₁₃ - A₀) is placed in the output register at the rising edge of CLK. The data will remain on the outputs until the following rising edge of CLK.

An initialization control input (INIT) is provided. The initialization mode can be programmed to operate either synchronously or asynchronously. If the synchronous mode is being used, when INIT is LOW during the rising edge of CLK, a separate, programmable initialization word appears on the output at the next rising edge of CLK. The chip selects and output enable must be active when reading the initialization word.

If the asynchronous initialize mode is being used, applying a LOW to INIT causes an immediate load of the programmable initialize word into the output registers and onto the outputs. The chip selects and output enable must be active when reading the initialization word. The asynchronous INIT LOW disables CLK and must return HIGH to re-enable CLK.


Logic Block Diagram



C275-1

Pin Configurations

LCC, PLCC (Opaque Only)
Top View



3
PROMS

Selection Guide

		CY7C275-20	CY7C275-25	CY7C275-30
Maximum Set-Up Time (ns)		20	25	30
Maximum Clock to Output (ns)		12	15	18
Maximum Operating Current (mA)	Commercial	200	200	200
	Military		250	250

Shaded areas contain advanced information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 3.0V to +7.0V
DC Program Voltage	13.0V
UV Erasure	7258 Wsec/cm ²

Static Discharge Voltage > 2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Industrial ¹⁾	- 40°C to +85°C	5V ±10%
Military ²⁾	- 55°C to +125°C	5V ±10%

Electrical Characteristics^{3, 4)}

Parameter	Description	Test Conditions	CY7C275-20 CY7C275-25 CY7C275-30		Units
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = - 2.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA (6.0 mA Mil)		0.4	V
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs	2.0	V _{CC}	V
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs	- 3.0	0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	- 10	+ 10	μA
V _{CD}	Input Clamp Diode Voltage		Note 3		
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{OL} ≤ V _{OUT} ≤ V _{OH} , Output Disabled	- 40	+ 40	μA
I _{OS}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0V ⁵⁾	- 20	- 90	mA
I _{CC}	Power Supply Current	V _{CC} = Max., I _{OUT} = 0.0 mA	Com'l	200	mA
			Mil	250	


Notes:

- Contact a Cypress representative for industrial temperature range specifications.
- T_A is the "instant on" case temperature.
- See Introduction to CMOS PROMs in this Data Book for general information on testing.
- See the last page of this specification for Group A subgroup testing information.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.


Capacitance^[3]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT




Switching Characteristics Over the Operating Range^[3, 4]

Parameters	Description	CY7C275-20		CY7C275-25		CY7C275-30		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CP}	Clock Period	20		25		30		ns
t _{CH}	Clock HIGH Pulse Width	t _{CP} /2 - 2		t _{CP} /2 - 2		t _{CP} /2 - 2		ns
t _{CL}	Clock LOW Pulse Width	t _{CP} /2 - 2		t _{CP} /2 - 2		t _{CP} /2 - 2		ns
t _{AS}	Address Valid to CLK Rise	20		25		30		ns
t _{AH}	Address Hold from CLK Rise	0		0		0		ns
t _{CKO}	Clock Rise to Output Data		12		15		18	ns
t _{CSS}	CS Set-Up to CLK Rise	4		4		5		ns
t _{CSH}	CS Hold from CLK Rise	3		4		4		ns
t _{COV}	Clock Rise to Output Valid		12		15		18	ns
t _{COZ}	Clock Rise to High Z Output		12		15		18	ns
t _{OEV}	OE Active to Output Valid		12		15		18	ns
t _{OEZ}	OE Inactive to High Z Output		12		15		18	ns
t _{IS}	INIT Set-Up to CLK Rise	20		25		30		ns
t _{IH}	INIT Hold from CLK Rise	0		0		0		ns
t _{IW}	Asynchronous Init Pulse Width	12		15		18		ns
t _{IDV}	Asynchronous Init to Data Valid		15		20		25	ns
t _{ICR}	Asynchronous Init Recovery to CLK	12		15		18		ns
t _{CSOV}	CS Active to Output Valid		15		18		21	ns
t _{CSOZ}	CS Inactive to High Z Output		15		18		21	ns

Shaded areas contain advanced information.


Switching Waveforms

Read Operation^[6]




C275-6

Synchronous Chip Select and Output Enable



C275-7

Asynchronous Chip Select and Output Enable



C275-8


Notes:

6. CS₂ - CS₀, OE assumed active

3
PROMS


Switching Waveforms (continued)

Synchronous Initialization Timing Diagram^[6]



C275-10

Asynchronous Initialization Timing Diagram^[6]



C275-9

Architecture Configuration Bits

The CY7C275 has seven user-programmable options in addition to the reprogrammable data array. For detailed programming information, contact your local Cypress representative.

The first four programmable options determine the active polarity for the three chip selects (CS₂ – CS₀) and the active polarity of OE. When these control bits are programmed with a 0, the inputs are active LOW. When these control bits are programmed with a 1, the inputs are active HIGH. The fifth option determines the operation of the initialize function. When the control bit is programmed with a 0, initialize is synchronous. When the control bit is programmed with a 1, initialize is asynchronous. The sixth option determines the operation of the chip selects. When the control bit is programmed with a 0, the chip selects are synchronous. When the control bit is programmed 1, the chip selects are asynchronous. The initialization word is also user-programmable.

Control Option	Control Word		Function
	Bit	Programmed Level	
OE	D ₀	0	OE Active LOW
		1	OE Active HIGH
AE	D ₃	0	Synchronous CS ₀₋₂
		1	Asynchronous CS ₀₋₂
CS ₀	D ₁₂	0	CS ₀ Active LOW
		1	CS ₀ Active HIGH
CS ₁	D ₁₃	0	CS ₁ Active LOW
		1	CS ₁ Active HIGH
CS ₂	D ₁₄	0	CS ₂ Active LOW
		1	CS ₂ Active HIGH
IA	D ₁₅	0	INIT Synchronous
		1	INIT Asynchronous

Bit Map

Programmer Address (Hex)	RAM Data
0000	Data
.	.
.	.
3FFF	Data
4000	Control Word
4001	Initialization Word

Control Word (4000H)

D₁₅ D₀
IA CS₂ CS₁ CS₀ X X X X X X X X AE X X OE

Table 3. Configuration Mode Table^[7]

Mode	V _{PP}	PGM	VFY	A ₂	A ₄	D ₀ – D ₁₅
Program Inhibit	V _{PP}	V _{IHP}	V _{IHP}	X	X	High Z
Program Control Word	V _{PP}	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	Control Word
Verify Control Word	V _{PP}	V _{IHP}	V _{ILP}	V _{PP}	V _{ILP}	Control Word
Program Init Word	V _{PP}	V _{ILP}	V _{IHP}	V _{ILP}	V _{PP}	Init Word
Verify Init Word	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	V _{PP}	Init Word

Notes:

7. X = "don't care" but not to exceed V_{CC} ±5%.

Erase Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C275 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) or 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating the exposure time would be approximately 35 minutes. The 7C275 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Program Mode Table

Mode	V _{PP}	PGM	VFY	D ₀ – D ₁₅
Program Inhibit	V _{PP}	V _{IHP}	V _{IHP}	High Z
Program Enable	V _{PP}	V _{ILP}	V _{IHP}	Data
Program Verify	V _{PP}	V _{IHP}	V _{ILP}	Data

Table 2. Signature Mode Table

Signature Mode	A ₀	A ₉	D ₀ – D ₁₅
Cypress Code	V _{ILP}	V _{PP}	0034 (hex)
Device Code	V _{IHP}	V _{PP}	0014 (hex)




Figure 1. Programming Pinout

C275-11

Ordering Information^[8]

Speed (ns)		Ordering Code	Package Type	Operating Range
t _{AS}	t _{CKO}			
20	12	CY7C275-20HC	H67	Commercial
		CY7C275-20JC	J67	
25	15	CY7C275-25HC	H67	Commercial
		CY7C275-25JC	J67	
		CY7C275-25HMB	H67	Military
		CY7C275-25LMB	L67	
		CY7C275-25QMB	Q67	
30	18	CY7C275-30HC	H67	Commercial
		CY7C275-30JC	J67	
		CY7C275-30HMB	H67	Military
		CY7C275-30LMB	L67	
		CY7C275-30QMB	Q67	

Shaded areas contain advanced information.

Notes:

- Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{PX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
t _{AS}	7, 8, 9, 10, 11
t _{AH}	7, 8, 9, 10, 11
t _{CKO}	7, 8, 9, 10, 11
t _{CSS}	7, 8, 9, 10, 11
t _{CSH}	7, 8, 9, 10, 11
t _{COV}	7, 8, 9, 10, 11
t _{OEV}	7, 8, 9, 10, 11
t _{IS}	7, 8, 9, 10, 11
t _{IH}	7, 8, 9, 10, 11
t _{IW}	7, 8, 9, 10, 11
t _{IDV}	7, 8, 9, 10, 11
t _{ICR}	7, 8, 9, 10, 11

Document #: 38-00181-A