#### **Features**

- Fast Read Access Time 55ns
- Automatic Page Write Operation Internal Address and Data Latches for 32 Bytes Internal Control Timer
- Fast Write Cycle Times

Maximum Page Write Cycle Time: 2ms 1 to 32 Byte Page Write Operation

- Low Power Dissipation
   80mA Active Current
  - 100µA CMOS Standby Current (28HC64L)
- Direct Microprocessor Control
   DATA Polling
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles Data Retention: 10 years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

### Description

The AT28HC64/L is a high-speed, low-power Electrically Erasable and Programmable Read Only Memory. Its 64k of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced non-volatile CMOS technology, the device offers access times to 55ns with power dissipation of just 440mW. When the device is deselected the standby current is less than 100µA.


The AT28HC64/L is accessed like a Static RAM for the read or write cycles without the need for external components. The device contains a 32-byte page register to allow writing of up to 32 bytes simultaneously. During a write cycle, the addresses and 1 to 32 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28HC64/L has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. The AT28HC64/L also includes an extra 32 bytes of E<sup>2</sup>PROM for device identification or tracking.

### **Pin Configurations**

NC E	١.	$\circ$	20	Ь	VCC
A12 F	1 :		28 27	۲	WE NO
715	1 5		41	۲	44.0
A7 C	3		26	р	NC
A8 C	4		25	b	A8
A5 C	3 4 5		24	b	A9
A4 C	8		23	ь	A11
A3 C	8 7 8		22	ь	죑
A2 C	8		21	ь	ĀĪO
A12 C A8 C A5 C A4 C A2 C A1 C A0 C	9		26 25 24 23 22 21 20		CE
AO C	10		19	6	107
100 C	11		18	Б	VÕ8
KO1 D	12		17	F.	105
VO1 0	13		16	F	104
GND	::-		15	Ľ	104
UNDY	14		15	μ	1/03

Pin Name	Function
A0 - A12	Addresses
<u>CE</u>	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect




Note: PLCC package pins 1 and 17 are DON'T CONNECT.






64K (8K x 8) High Speed CMOS E<sup>2</sup>PROM



HALL THE RESERVE OF THE PARTY O





### **Operating Modes**

Mode	ČĒ	ŌĒ	WE	1/0
Read	VIL	VIL	VIH	Dout
Write <sup>(2)</sup>	VIL	ViH	VIL	DIN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	High Z
Write Inhibit	X	Х	ViH	
Write Inhibit	Х	VIL	X	
Output Disable	Х	ViH	X	High Z
Chip Erase	VIL	VH (3)	VIL	High Z
otes: 1 Y can be Vn or Vn		2 17 12 017.1		<del></del>

X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to A.C. Programming Waveforms.

#### 3. $V_H = 12.0V \pm 0.5V$ .

### **Device Operation**

READ: The AT28HC64 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE MODE: The page write operation of the AT28HC64 allows one to 32 bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data byte has been loaded, successive bytes may be loaded in the same manner. Each byte to be written must be loaded into the AT28HC64 within 150µs of the first byte. A5 to A12 determine the page address. The page address must be valid during each high to low transition of WE (or CE). A0 to A4 are used to specify which bytes within the page are to be written. All bytes to be written must share the same page address. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28HC64 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.

DATA PROTECTION: Hardware features protect against in-advertent writes to the AT28HC64 in the following ways: (a) Vcc sense—if Vcc is below 3.8V (typical) the write function is inhibited. (b) Vcc power on delay—once Vcc has reached 3.8V the device will automatically time out 5ms (typical) before allowing a write. (c) Write inhibit—holding any one of OE low, CE high or WE high inhibits write cycles. (d) Noise filter—pulses of less than 15ns (typical) on the WE or CE inputs will not initiate a write cycle.

CHIP CLEAR: The contents of the entire memory of the AT28HC64 may be set to the high state by the use of the CHIP CLEAR operation. By setting CE low and  $\overline{\text{OE}}$  to 12 volts, the chip is cleared when a 10ms low pulse is applied to the WE pin. DEVICE IDENTIFICATION: An extra 32 bytes of E<sup>2</sup>PROM memory are available to the user for device identification. By raising A9 to 12+/-0.5V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

T-46-13-27

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +	25°C
Storage Temperature65°C to +1	50°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6V to +4	3.25V
All Output Voltages with Respect to Ground0.6V to Vcc	+0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +	13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



D.C. and A.C. Operating Range

		AT28HC64-55	AT28HC64L-70	AT28HC64-70	AT28HC64-90 AT28HC64L-90	AT28HC64-12 AT28HC64L-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.			-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Su	pply	5V±10%	5V±10%	5V±10%	5V±10%	5V±10%

### **D.C.** Characteristics

Symbol	Parameter	Condition		Min.	Max	Units
ILI	Input Load Current	V <sub>IN</sub> =0V to V <sub>CC</sub> + 1V		Witt.		
ILO	Output Leakage Current	V <sub>I/O</sub> =0V to V <sub>CC</sub>	<del></del>		10	μΑ
			Open Ind		10	μА
ISB1	Vcc Standby Current CMOS	CE=Vcc3V to Vcc + 1V AT28HC64L	Com., Ind.		100	μΑ
<del></del> -		A128HC64L	Mil.		200	μА
ISB2	Vcc Standby Current TTL	CE=2.0V to Vcc + 1V	AT28HC64L		3	mA
<del> </del>			AT28HC64		60	mA
lcc	Vcc Active Current	f=10MHz; lout=0mA		· · · · · · · · · · · · · · · · · · ·	80	mA
VIL	Input Low Voltage				0.8	
VIH	Input High Voltage	···		2.0	0.8	
VoL	Output Low Voltage	loL=4mA	<del></del>	2.0		<u>V</u>
Vон	Output High Voltage	loн=-4.0mA		2.4	4	

# Pin Capacitance (f=1MHz T=25°C) (5)

	Тур	Max	Units	Conditions
CIN	4	6	pF	Vin = 0V
Соит	8	12	pF	Vout = 0V






T-46-13-27

### A.C. Read Characteristics (1)

			HC64 55		3HC64 70		HC64L 70		3HC64 9 <b>0</b>		HC64L 90		HC64L 12	
Symbol	Parameter	Min	Max	Min	Max	Min.	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay	-	- 55		70		70		90		90		120	ns
tce <sup>(2)</sup>	CE to Output Delay		55		70		70		90		90		120	пѕ
toe <sup>(3)</sup>	OE to Output Delay	0	30	0	35	0	35	0	40	0	40	0	50	ns
tof (4,5)	OE to Output Float	0	30	0	35	0	35	0	40	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		0		0		ns


### A.C. Read Waveforms



#### Notes:

- 1.  $C_L = 30$  pF. 2.  $\overline{CE}$  may be delayed up to tACC tCE after the address transition
- Without impact on tACC.
  OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE or by tACC tOE after an address change without impact on tACC.
- 4. top is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L = 5pF)$ .
- 5. This parameter is characterized and is not 100% tested.

# Input Test Waveforms and Measurement Level



tR, tF < 5ns

### **Output Test Load**



AT28HC64/L


T-46-13-27

## A.C. Write Characteristics


Symbol	Parameter	Min	Tun	12	
tas, toes	Address, OE Set-up Time		Тур	Max	Units
tah	Address Hold Time	50		<u> </u>	ns
tcs	Chip Select Set-up Time	0	25.74		ns
ton	Chip Select Hold Time	0	••		ns
twp	Write Pulse Width (WE or CE)	100		1000	NS
tos	Data Set-up Time	50		1000	ns
tDH,tOEH	Data, OE Hold Time	0	1 1		ns
tov	Time to Data Valid				ns
two	Write Cycle Time		1.0	2.0	μs 



# A.C. Write Waveforms- $\overline{\text{WE}}$ Controlled



# A.C. Write Waveforms- CE Controlled



2-97




T-46-13-27

### **Page Mode Write Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
two	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
<b>t</b> ah	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
ton	Data Hold, Time	0			ns
twp	Write Pulse Width	100		1000	ns
<b>t</b> BLC	Byte Load Cycle Time	150			ns
<b>t</b> PLW	Page Load Width			150	μs
twpH	Write Pulse Width High	50			ns


### Page Mode Write Waveforms



Notes:

A5 through A12 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

### **Chip Erase Waveforms**



 $t_S = t_H = 1 \mu sec (min.)$  $t_W = 10 \text{msec (min.)}$   $V_H = 12.0 \text{V} \pm 0.5 \text{V}$ 

2-98

AT28HC64/L

# Data Polling Characteristics(1)


T-46-13-27

Symbol	Parameter	Min	Тур	Max	Units
ton	Data Hold Time	0			ns
<b>TOEH</b>	OE Hold Time	0			ns
toe	OE to Output Delay			50	ns
twr	Write Recovery Time	0			ns



Note: 1. These parameters are characterized and not 100% tested.

## Data Polling Waveforms









T-46-13-27


NORMALIZED SUPPLY CURRENT vs.



## NORMALIZED SUPPLY CURRENT vs.



# NORMALIZED SUPPLY CURRENT vs.



T-46-13-27

4		(m A)	· · · · · · · · · · · · · · · · · · ·	<u> </u>	
tacc (ns)	Active	(mA) Standby	Ordering Code	Package	Operation Range
55	80	60	AT28HC64(E)-55DC AT28HC64(E)-55JC AT28HC64(E)-55LC AT28HC64(E)-55PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-55DI AT28HC64(E)-55JI AT28HC64(E)-55LI AT28HC64(E)-55PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)
70	80	60	AT28HC64(E)-70DC AT28HC64(E)-70JC AT28HC64(E)-70LC AT28HC64(E)-70PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-70DI AT28HC64(E)-70JI AT28HC64(E)-70LI AT28HC64(E)-70PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)
			AT28HC64(E)-70DM AT28HC64(E)-70LM	28D6 32L	Military (-55°C to 125°C)
			AT28HC64(E)-70DM/883 AT28HC64(E)-70LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	80	60	AT28HC64(E)-90DC AT28HC64(E)-90JC AT28HC64(E)-90LC AT28HC64(E)-90PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-90DI AT28HC64(E)-90JI AT28HC64(E)-90LI AT28HC64(E)-90PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)
			AT28HC64(E)-90DM AT28HC64(E)-90LM	28D6 32L	Military (-55°C to 125°C)
			AT28HC64(E)-90DM/883 AT28HC64(E)-90LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	80	60	AT28HC64(E)-12DC AT28HC64(E)-12JC AT28HC64(E)-12LC AT28HC64(E)-12PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-12DI AT28HC64(E)-12JI AT28HC64(E)-12LI AT28HC64(E)-12PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)
			AT28HC64(E)-12DM AT28HC64(E)-12LM	28D6 32L	Military (-55°C to 125°C)
			AT28HC64(E)-12DM/883 AT28HC64(E)-12LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)





ATMEL CORP

43E D 1074177 0001575 T 11AT



T**-**46-13-27

	Package Type					
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6	28 Lead, 0.600* Wide, Plastic Dual Inline Package (PDIP)					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					

T-46-13-27

tacc	Icc (mA)				·	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
· 70	80	0.1	AT28HC64L(E)-70DC AT28HC64L(E)-70JC AT28HC64L(E)-70LC AT28HC64L(E)-70PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)	
			AT28HC64L(E)-70DI AT28HC64L(E)-70JI AT28HC64L(E)-70LI AT28HC64L(E)-70PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)	
90	80	0.1	AT28HC64L(E)-90DC AT28HC64L(E)-90JC AT28HC64L(E)-90LC AT28HC64L(E)-90PC	28D6 32J 32L 28P6	Commercial (0°C to 70°C)	
			AT28HC64L(E)-90DI AT28HC64L(E)-90JI AT28HC64L(E)-90LI AT28HC64L(E)-90PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)	
90	80	0.2	AT28HC64L(E)-90DM AT28HC64L(E)-90LM	28D6 32L	Military (-55°C to 125°C)	
			AT28HC64L(E)-90DM/883 AT28HC64L(E)-90LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.1	AT28HC64L(E)-12DC AT28HC64L(E)-12JC AT28HC64L(E)-12LC AT28HC64L(E)-12PC AT28HC64L-W	28D6 32J 32L 28P6 DIE	Commercial (0°C to 70°C)	
			AT28HC64L(E)-12DI AT28HC64L(E)-12JI AT28HC64L(E)-12LI AT28HC64L(E)-12PI	28D6 32J 32L 28P6	Industrial (-40°C to 85°C)	
120	80	0.2	AT28HC64L(E)-12DM AT28HC64L(E)-12LM	28D6 32L	Military (-55°C to 125°C)	
			AT28HC64L(E)-12DM/883 AT28HC64L(E)-12LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
70	80	0.2	5962-87514 12 UX 5962-87514 12 XX 5962-87514 12 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	80	0.2	5962-87514 11 UX 5962-87514 11 XX 5962-87514 11 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.2	5962-87514 10 UX 5962-87514 10 XX 5962-87514 10 YX	32K 28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	





43E D





T-46-13-27

	Package Type	
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	
32K	32 Lead, Non-Windowed, Ceramic J-Leaded Chip Carrier (JLCC)	
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)	
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
W	Die	
	Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms	
E	High Endurance Option: Endurance ≈ 100K Write Cycles	