

**$\mu$ PD42S18165L, 4218165L**

**3.3 V OPERATION 16 M-BIT DYNAMIC RAM  
1 M-WORD BY 16-BIT, HYPER PAGE MODE (EDO),  
BYTE READ/WRITE MODE**

**Description**

The  $\mu$ PD42S18165L, 4218165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S18165L can execute CAS before RAS self refresh.

The  $\mu$ PD42S18165L, 4218165L are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

**Features**

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +3.3 V  $\pm$ 0.3 V power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
$\mu$ PD42S18165L-A60, 4218165L-A60	540 mW	60 ns	104 ns	25 ns
$\mu$ PD42S18165L-A70, 4218165L-A70	504 mW	70 ns	124 ns	30 ns

- The  $\mu$ PD42S18165L can execute CAS before RAS self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S18165L	1,024 cycles / 128 ms	CAS before RAS self refresh, CAS before RAS refresh, RAS only refresh, Hidden refresh	0.54 mW (CMOS level input)
$\mu$ PD4218165L	1,024 cycles / 16 ms	CAS before RAS refresh, RAS only refresh, Hidden refresh	1.8 mW (CMOS level input)


The information in this document is subject to change without notice.

**Ordering Information**


Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S18165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	CAS before RAS self refresh
$\mu$ PD42S18165LG5-A70	70 ns		CAS before RAS refresh
$\mu$ PD42S18165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	RAS only refresh
$\mu$ PD42S18165LLE-A70	70 ns		Hidden refresh
$\mu$ PD4218165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	CAS before RAS refresh
$\mu$ PD4218165LG5-A70	70 ns		RAS only refresh
$\mu$ PD4218165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	Hidden refresh
$\mu$ PD4218165LLE-A70	70 ns		

## Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

■ 6427525 0091232 7T0 ■

## Block Diagram



**Input/Output Pin Functions**

The  $\mu$ PD42S18165L, 4218165L have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}^{\text{Note}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A9 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)		Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$ . Then, switch the address bus to column address and activate $\overline{\text{CAS}}$ . Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time ( $t_{\text{ASR}}$ , $t_{\text{ASC}}$ ) and hold time ( $t_{\text{RAH}}$ , $t_{\text{CAH}}$ ) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ .
$\overline{\text{WE}}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
$\overline{\text{OE}}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Note**  $\overline{\text{CAS}}$  means  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .

■ 6427525 0091234 573 ■

## Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

### 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next  $\overline{\text{CAS}}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the  $\overline{\text{CAS}}$  cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

### 2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the  $\overline{\text{CAS}}$  cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose  $t_{RAC}$  is 60 ns as an example, the  $\overline{\text{CAS}}$  cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one  $\overline{\text{RAS}}$  cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

**Hyper Page Mode (EDO) Read Cycle**



**Cautions when using the hyper page mode (EDO)**

1.  $\overline{\text{CAS}}$  access should be used to operate  $t_{\text{RHC}}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 $t_{\text{RCF}}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 $t_{\text{RRF}}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive .....  $t_{\text{OZ}}$  is effective.
  - (3) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either  $t_{\text{RH}}$  or  $t_{\text{CH}}$  must be met .....  $t_{\text{WZ}}$  and  $t_{\text{WPZ}}$  are effective.
3. In read cycle, the effective specification depends on the state of  $\overline{\text{CAS}}$  signal when controlling data output with the  $\overline{\text{OE}}$  signal.
  - (1)  $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active .....  $t_{\text{CH}}$  is effective.
  - (2)  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active .....  $t_{\text{CH}}$  is effective.

■ 6427525 0091236 346 ■

417

## Electrical Specifications

- CAS means UCAS and LCAS.
- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100  $\mu$ s ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight CAS before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{SIG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

## Capacitance ( $T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{in}$	Address			5	pF
	$C_{i2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	
Data input/output capacitance	$C_{io}$	I/O			7	pF

## DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	Icc1	RAS, CAS cycling	tRAC = 60 ns	150	mA	1, 2, 3	
		tRC = tRC (MIN.), Io = 0 mA	tRAC = 70 ns	140			
Standby current μPD42S18165L	Icc2	RAS, CAS $\geq V_{IH\ (MIN.)}$ , Io = 0 mA		0.5	mA		
		RAS, CAS $\geq V_{CC} - 0.2$ V, Io = 0 mA		0.15			
		RAS, CAS $\geq V_{IH\ (MIN.)}$ , Io = 0 mA		2.0			
		RAS, CAS $\geq V_{CC} - 0.2$ V, Io = 0 mA		0.5			
RAS only refresh current	Icc3	RAS cycling, CAS $\geq V_{IH\ (MIN.)}$	tRAC = 60 ns	150	mA	1, 2, 3, 4	
		tRC = tRC (MIN.), Io = 0 mA	tRAC = 70 ns	140			
Operating current (Hyper page mode (EDO))	Icc4	RAS $\leq V_{IL\ (MAX.)}$ , CAS cycling	tRAC = 60 ns	110	mA	1, 2, 5	
		tHPC = tHPC (MIN.), Io = 0 mA	tRAC = 70 ns	100			
CAS before RAS refresh current	Icc5	RAS cycling	tRAC = 60 ns	150	mA	1, 2	
		tRC = tRC (MIN.), Io = 0 mA	tRAC = 70 ns	140			
CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S18165L)	Icc6	CAS before RAS refresh : tRC = 125.0 $\mu$ s RAS, CAS: $V_{CC} - 0.2 \leq V_{IH} \leq V_{IH\ (MAX.)}$ $0 \leq V_{IL} \leq 0.2$ V Standby: RAS, CAS $\geq V_{CC} - 0.2$ V Address: $V_{IH}$ or $V_{IL}$ WE, OE: $V_{IH}$ Io = 0 mA	tRAS $\leq 1 \mu$ s		180	$\mu$ A	1, 2
CAS before RAS self refresh current (only for the μPD42S18165L)	Icc7	RAS, CAS : tRASS = 5 ms $V_{CC} - 0.2 \leq V_{IH} \leq V_{IH\ (MAX.)}$ $0 \leq V_{IL} \leq 0.2$ V Io = 0 mA			150	$\mu$ A	2
Input leakage current	II(L)	$V_I = 0$ to 3.6 V All other pins not under test = 0 V	-5	+5	$\mu$ A		
Output leakage current	IO(L)	$V_O = 0$ to 3.6 V Output is disabled (Hi-Z)	-5	+5	$\mu$ A		
High level output voltage	VOH	Io = -2.0 mA	2.4		V		
Low level output voltage	VOL	Io = +2.0 mA		0.4	V		

- Notes**
1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (tRC and tHPC).
  2. Specified values are obtained with outputs unloaded.
  3. Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS  $\leq V_{IL\ (MAX.)}$  and CAS  $\geq V_{IH\ (MIN.)}$ .
  4. Icc3 is measured assuming that all column address inputs are held at either high or low.
  5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


## AC Characteristics (Recommended Operating Conditions unless otherwise noted)

## AC Characteristics Test Conditions


## (1) Input timing specification



## (2) Output timing specification



## (3) Output load condition



## Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>RC</sub>	104	—	124	—	ns	
RAS precharge time	t <sub>RP</sub>	40	—	50	—	ns	
CAS precharge time	t <sub>CPN</sub>	10	—	10	—	ns	
RAS pulse width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	1
CAS pulse width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
RAS hold time	t <sub>RSH</sub>	10	—	12	—	ns	
CAS hold time	t <sub>CSH</sub>	40	—	50	—	ns	
RAS to CAS delay time	t <sub>RCDD</sub>	14	45	14	52	ns	2
RAS to column address delay time	t <sub>RAD</sub>	12	30	12	35	ns	2
CAS to RAS precharge time	t <sub>CRP</sub>	5	—	5	—	ns	3
Row address setup time	t <sub>ASR</sub>	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	10	—	10	—	ns	
Column address setup time	t <sub>ASC</sub>	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	10	—	12	—	ns	
OE lead time referenced to RAS	t <sub>OES</sub>	0	—	0	—	ns	
CAS to data setup time	t <sub>COLZ</sub>	0	—	0	—	ns	
OE to data setup time	t <sub>OIZ</sub>	0	—	0	—	ns	
OE to data delay time	t <sub>OED</sub>	13	—	15	—	ns	
Masked byte write hold time referenced to RAS	t <sub>MRH</sub>	0	—	0	—	ns	
Transition time (rise and fall)	t <sub>r</sub>	1	50	1	50	ns	
Refresh time	t <sub>REF</sub>	—	128	—	128	ms	4
		—	16	—	16	ms	

**Notes** 1. In CAS before RAS refresh cycles,  $t_{RAS(MAX.)}$  is  $100\ \mu s$ .

If  $10\ \mu s < t_{RAS} < 100\ \mu s$ , RAS precharge time for CAS before RAS self refresh ( $t_{RPS}$ ) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from <u>RAS</u>
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCDD} \leq t_{RCDD(MAX.)}$	$t_{RAC}(MAX.)$	$t_{RAC}(MAX.)$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCDD} \leq t_{RCDD(MAX.)}$	$t_{AA}(MAX.)$	$t_{RAD} + t_{AA}(MAX.)$
$t_{RCDD} > t_{RCDD(MAX.)}$	$t_{CAC}(MAX.)$	$t_{RCDD} + t_{CAC}(MAX.)$

$t_{RAD(MAX.)}$  and  $t_{RCDD(MAX.)}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCDD} \geq t_{RCDD(MAX.)}$  will not cause any operation problems.

3.  $t_{CRP(MIN.)}$  requirement is applied to RAS, CAS cycles.
4. This specification is applied only to the  $\mu$ PD42S18165L.

#### Read Cycle

Parameter	Symbol	$t_{RAC} = 60\ ns$		$t_{RAC} = 70\ ns$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from <u>RAS</u>	$t_{RAC}$	—	60	—	70	ns	1
Access time from <u>CAS</u>	$t_{CAC}$	—	17	—	18	ns	1
Access time from column address	$t_{AA}$	—	30	—	35	ns	1
Access time from <u>OE</u>	$t_{OE}$	—	15	—	18	ns	
Column address lead time referenced to <u>RAS</u>	$t_{RAL}$	30	—	35	—	ns	
Read command setup time	$t_{RCS}$	0	—	0	—	ns	
Read command hold time referenced to <u>RAS</u>	$t_{RRH}$	0	—	0	—	ns	2
Read command hold time referenced to <u>CAS</u>	$t_{RCH}$	0	—	0	—	ns	2
Output buffer turn-off delay time from <u>OE</u>	$t_{OEZ}$	0	13	0	15	ns	3
<u>CAS</u> hold time to <u>OE</u>	$t_{CHO}$	5	—	5	—	ns	

**Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from <u>RAS</u>
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCDD} \leq t_{RCDD(MAX.)}$	$t_{RAC}(MAX.)$	$t_{RAC}(MAX.)$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCDD} \leq t_{RCDD(MAX.)}$	$t_{AA}(MAX.)$	$t_{RAD} + t_{AA}(MAX.)$
$t_{RCDD} > t_{RCDD(MAX.)}$	$t_{CAC}(MAX.)$	$t_{RCDD} + t_{CAC}(MAX.)$

$t_{RAD(MAX.)}$  and  $t_{RCDD(MAX.)}$  are specified as reference points only; they are not restrictive operating parameters.

They are used to determine which access time ( $t_{RAC}$ ,  $t_{AA}$  or  $t_{CAC}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{RAD} \geq t_{RAD(MAX.)}$  and  $t_{RCDD} \geq t_{RCDD(MAX.)}$  will not cause any operation problems.

2. Either  $t_{RCH(MIN.)}$  or  $t_{RRH(MIN.)}$  should be met in read cycles.
3.  $t_{OEZ(MAX.)}$  defines the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{OH}$  or  $V_{OL}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	t <sub>WCH</sub>	10	—	10	—	ns	1
WE pulse width	t <sub>WP</sub>	10	—	10	—	ns	1
WE lead time referenced to RAS	t <sub>RWL</sub>	10	—	12	—	ns	
WE lead time referenced to CAS	t <sub>CWL</sub>	10	—	12	—	ns	
WE setup time	t <sub>WCS</sub>	0	—	0	—	ns	2
OE hold time	t <sub>EH</sub>	0	—	0	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	ns	3
Data-in hold time	t <sub>DH</sub>	10	—	10	—	ns	3

- Notes**
1. t<sub>WP</sub> (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub> (MIN.) should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub> (MIN.) and t<sub>DH</sub> (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	133	—	157	—	ns	
RAS to WE delay time	t <sub>RWD</sub>	77	—	89	—	ns	1
CAS to WE delay time	t <sub>CWD</sub>	32	—	37	—	ns	1
Column address to WE delay time	t <sub>AWD</sub>	47	—	54	—	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (MIN.), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Hyper Page Mode (EDO)

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>HPC</sub>	25	—	30	—	ns	1
$\overline{\text{RAS}}$ pulse width	t <sub>TRASP</sub>	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>TCAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	10	—	10	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>TACP</sub>	—	35	—	40	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t <sub>TCPWD</sub>	52	—	59	—	ns	2
RAS hold time from $\overline{\text{CAS}}$ precharge	t <sub>TRHCP</sub>	35	—	40	—	ns	
Read modify write cycle time	t <sub>THPRWC</sub>	66	—	75	—	ns	
Data output hold time	t <sub>DHC</sub>	5	—	5	—	ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	t <sub>TOCH</sub>	5	—	5	—	ns	4
$\overline{\text{OE}}$ precharge time	t <sub>TOEP</sub>	5	—	5	—	ns	
Output buffer turn-off delay from $\overline{\text{WE}}$	t <sub>TWEZ</sub>	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ pulse width	t <sub>TWPZ</sub>	10	—	10	—	ns	4
Output buffer turn-off delay from $\overline{\text{RAS}}$	t <sub>TOFR</sub>	0	13	0	15	ns	3,4
Output buffer turn-off delay from $\overline{\text{CAS}}$	t <sub>TOFC</sub>	0	13	0	15	ns	3,4

**Notes** 1. t<sub>HPC</sub> (MIN.) is applied to  $\overline{\text{CAS}}$  access.


2. If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd  $\geq$  trwd (MIN.), tcwd  $\geq$  tcwd (MIN.), tawd  $\geq$  tawd (MIN.) and tcpwd  $\geq$  tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V<sub>oh</sub> or V<sub>ol</sub>.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of the read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 tofc is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 tofr is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive ..... toez is effective.
  - (3) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either trrh or trch must be met ..... twez and twpz are effective.
  - (4)  $\overline{\text{WE}}$ : inactive (in read cycle)  
 $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active ..... tcho is effective.  
 $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active ..... toch is effective.

## Refresh Cycle

Parameter	Symbol	t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS setup time	t <sub>CSR</sub>	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	10	—	10	—	ns	
RAS precharge $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	5	—	5	—	ns	
RAS pulse width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RASS</sub>	100	—	100	—	$\mu\text{s}$	1
RAS precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RPS</sub>	110	—	130	—	ns	1
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before RAS self refresh)	t <sub>CHS</sub>	—50	—	—50	—	ns	1
WE hold time	t <sub>WHR</sub>	15	—	15	—	ns	

Note 1. This specification is applied only to the  $\mu$ PD42S18165L.


## Read Cycle



■ 6427525 0091244 412 ■


425

## Upper Byte Read Cycle



**Remark** L I/O: Hi-Z

## Lower Byte Read Cycle




Remark U I/O: Hi-Z

6427525 0091246 295


427

## Early Write Cycle



**Remark**  $\overline{OE}$ : Don't care

## Upper Byte Early Write Cycle




**Remark**  $\overline{OE}$ , L I/O: Don't care

■ 6427525 0091248 068 ■


429

## Lower Byte Early Write Cycle



**Remark**  $\overline{OE}$ , U I/O: Don't care


## Late Write Cycle



■ 6427525 0091250 716 ■


431

## Upper Byte Late Write Cycle




**Remark** L I/O: Don't care

## Lower Byte Late Write Cycle




**Remark** U I/O: Don't care

## Read Modify Write Cycle




## Upper Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.


■ 6427525 0091254 361 ■

## Lower Byte Read Modify Write Cycle




**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

## Hyper Page Mode (EDO) Read Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Hyper Page Mode (EDO) Byte Read Cycle



- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


**Hyper Page Mode (EDO) Read Cycle (WE Control)**

**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle ( $\overline{OE}$  Control)

**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

## Hyper Page Mode (EDO) Early Write Cycle




**Remarks** 1.  $\overline{OE}$ : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

■ 6427525 0091260 665 ■


## Hyper Page Mode (EDO) Byte Early Write Cycle



**Remarks** 1.  $\overline{OE}$ : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.
3. This cycle can be used to control either  $\overline{UCAS}$  or  $\overline{LCAS}$  only. Or, it can be used to control  $\overline{UCAS}$  or  $\overline{LCAS}$  simultaneously, or at random.

## Hyper Page Mode (EDO) Late Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

■ 6427525 0091262 438 ■


443

## Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

## Hyper Page Mode (EDO) Read Modify Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

## Hyper Page Mode (EDO) Byte Read Modify Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

## Hyper Page Mode (EDO) Read and Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

**CAS Before RAS Self Refresh Cycle (Only for the  $\mu$ PD42S18165L)**

**Remark** Address, WE, OE: Don't care    L I/O, U I/O: Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.


**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.


**(3) If tRASS (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles ( $tRAS < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time.**

If  $10 \mu s < tRAS < 100 \mu s$ , RAS precharge time for CAS before RAS self refresh ( $tRPS$ ) is applied.  
And refresh cycles (1,024/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.

**CAS Before RAS Refresh Cycle**


**Remark** Address, WE, OE: Don't care L I/O, U I/O: Hi-Z

**RAS Only Refresh Cycle**


**Remark** WE, OE: Don't care L I/O, U I/O: Hi-Z

■ 6427525 0091268 956 ■

## Hidden Refresh Cycle (Read)




## Hidden Refresh Cycle (Write)



**Remark**  $\overline{OE}$ : Don't care

## Package Drawings

## 50PIN PLASTIC TSOP(II) (400 mil)




## NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013 \pm 0.003$
E	$0.1 \pm 0.05$	$0.004 \pm 0.002$
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	$11.76 \pm 0.2$	$0.463 \pm 0.008$
I	$10.16 \pm 0.1$	$0.400 \pm 0.004$
J	$0.8 \pm 0.2$	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	$0.006 \pm 0.001$
L	$0.5 \pm 0.1$	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} {+7^{\circ}}_{-3^{\circ}}$	$3^{\circ} {+7^{\circ}}_{-3^{\circ}}$

S50G5-80-7JF4

## 42 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	$27.56^{+0.2}_{-0.35}$	$1.085^{+0.008}_{-0.014}$
C	10.16	0.400
D	$11.18 \pm 0.2$	$0.440 \pm 0.008$
E	$1.08 \pm 0.15$	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	$3.5 \pm 0.2$	$0.138 \pm 0.008$
H	$2.545 \pm 0.2$	$0.100 \pm 0.008$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	$0.40 \pm 0.10$	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	$9.4 \pm 0.20$	$0.370 \pm 0.008$
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

6427525 0091272 387

453

**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD42S18165L, 4218165L.

**Types of Surface Mount Device**

$\mu$ PD42S18165LG5, 4218165LG5: 50-pin plastic TSOP (II) (400 mil)

$\mu$ PD42S18165LLE, 4218165LLE: 42-pin plastic SOJ (400 mil)