



General Description

The MAX13325/MAX13326 dual audio line drivers provide a reliable differential interface between automotive audio components. The devices feature differential inputs and outputs, integrated output diagnostics, and are controlled using an I²C interface or operate in stand-alone mode. The outputs can deliver up to $4V_{RMS}$ into 100Ω loads.


The MAX13325 buffers analog audio signals for transmission over long cable distances with a fixed gain of 12dB, whereas the MAX13326 provides a 0dB fixed gain. The diagnostics on the outputs report conditions on a per channel basis, including short to GND, short to battery, overcurrent, overtemperature, and excessive offset. The output amplifiers can drive capacitive loads up to 4nF to ground and 3nF differentially.

The outputs are protected according to IEC 61000-4-2 ±8kV Contact Discharge, and ±15kV Air Gap. The MAX13325/MAX13326 are specified from -40°C to +105°C and are available in a 28-pin TSSOP package with an exposed pad.

Applications

Automotive Radio and Rear Seat Entertainment Professional Remote Audio Amplifiers

Typical Operating Circuit



Features

- **♦** Comprehensive Programmability and Diagnostics Using I²C Interface
- ♦ Autoretry Function in Stand-Alone Mode
- ◆ Drive Capacitive Loads ≤ 3nF Differentially, ≤ 4nF to Ground
- ♦ 112dB Signal-to-Noise Ratio
- ♦ Low 0.002% THD at 4VRMS into 2.7k Ω Loads
- ♦ High PSRR (70dB at 1kHz)
- ♦ High CMRR (80dB at 1kHz)
- ♦ Low Output Noise (3µVRMS), MAX13326
- **♦ Excellent Channel-to-Channel Matching**
- **♦ Load-Dump Transient Protection**
- ♦ Protected Output Against Various Short-Circuit **Conditions**
- ♦ ESD Protection for ±8kV Contact Discharge, ±15kV Air Gap
- **♦** Long-Distance Drive Capability Typically Up to 15m or Greater
- ♦ Noise-Rejecting Differential Inputs and Outputs
- ♦ Low-Power Shutdown Mode < 10μA
- ♦ Hardware or Software MUTE Function
- ♦ 28-Pin TSSOP Package with Exposed Pad

Ordering Information

PART	PIN- PACKAGE	TEMP RANGE	GAIN (dB)
MAX13325 GUI/V+	28 TSSOP-EP*	-40°C to +105°C	12
MAX13326 GUI/V+	28 TSSOP-EP*	-40°C to +105°C	0

/V Denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to PGND	
V _L to GND	
GND, PGND	0.3V to +0.3V
OUT_ to PGND	0.3V to 28V
IN_, BIAS to AGND	-0.3V to $(VDD + 0.3V)$
SCL, SDA, ADD0, ADD1, MUTE, SHDN,	
FLAG to GND	0.3V to +6V
OUT_ Short Circuit to PGND or VDD	Continuous
Short Circuits Between Any OUT	Continuous

Continuous Power Dissipation (T _A = +70°C 28-Pin TSSOP (derate 27mW/°C above - Junction-to-Ambient Thermal Resistance (+70°C)2162.2mW
(Note 1)	37°C/W
Operating Temperature Range	40°C to +105°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 14.4V, V_{L} = 5V, R_{L} = \infty, load impedance from OUT_+ to OUT_-, T_{A} = T_{J} = -40^{\circ}C to +105^{\circ}C, typical values are T_{A} = +25^{\circ}C, unless otherwise noted.)$ (Note 2)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS	
AMPLIFIER DC CHARACTERIST	ICS						
Transient Supply Voltage (Load Dump)	VDDMAX	Using external nMC duration	OS-RTR020N05, 300ms			50	V
Operating Cumply Valtage Dange	VDD			4.5		18	V
Operating Supply Voltage Range	VL			2.7		5.5] v
VDD OVLO Threshold	VDDOV	Rising edge		18.5	19.2		V
V _{DD} UVLO Threshold	V _{DDUV}	Falling edge		3.3	3.5		V
V _L UVLO Threshold	VLUV	Falling edge		2.2	2.4		V
Course has Course at	1	$T_A = +25^{\circ}C$, no loa	d		39		mA
Supply Current	IDD	$T_A = -40^{\circ}C \text{ to } +105$	°C, no load			50	mA
Logic Supply Current	ΙL	V _L = 5V			1.7		mA
		1	T _A = +25°C		0.5	10	
Shutdown Supply Current	ISHDN	IDD	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		0.5		μΑ
		IL			< 0.1	2	μΑ
Turn-On Time (from Shutdown)		MUTE = VL			220		ms
Turn-On Time (from Mute)		SHDN = VL, Ccss =	= 220nF		6		ms
Differential Input Resistance	RINDIF	Measure across inp	out	18	24	30	kΩ
0: 1 5 1 11 11		Each input to ground (MAX13325)		15	20	25	kΩ
Single-Ended Input Impedance	RIN	Each input to ground (MAX13326)		12	16	20	
0:	_	MAX13325		11.8	12	12.2	ID.
Signal-Path Gain (Note 3)	Av	MAX13326		-0.2	0	+0.2	- dB
Channel-to-Channel Gain Tracking						±0.4	dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 14.4V, V_{L} = 5V, R_{L} = \infty, load impedance from OUT_+ to OUT_-, T_{A} = T_{J} = -40^{\circ}C$ to $+105^{\circ}C$, typical values are $T_{A} = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
Differential Mode Output Balance OUT_+ to OUT (Note 4)					-40		dB
Output Offset Voltage	\/	MUTE = GND, TA = -	MUTE = GND, TA = +25°C		±0.5	±10	\/
(OUT_+ to OUT)	Voos	$\overline{\text{MUTE}} = V_L, T_A = +25$	5°C		±0.2	±3	mV
BIAS Voltage	VBIAS	Relative to V _{DD}			50	52.5	%
BIAS Impedance	ZBIAS	IBIAS = ±10μA		69	92	115	kΩ
Outro t Valta are Outro Differential		$V_{DD} = 14.4V, V_{IN} = \pm$	±14.4V, R _L = 1kΩ	±12.5			\/
Output-Voltage Swing Differential		$V_{DD} = 5.0V, V_{IN} = \pm 5$	$5V, R_L = 1k\Omega$	±4.2			V
		$V_{DD} = 4.5V \text{ to } 18V$		-80	-96		
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 14.5V, +500m$	V _{P-P} ripple at 1kHz		-95		dB
		$V_{DD} = 14.5V, +500m$	V _{P-P} ripple at 10kHz		-80		
Common-Mode Rejection Ratio	CMRR	VIN = 1VRMS, 100Hz	to 10kHz	-48	-80		dB
AMPLIFIER AC CHARACTERIST	ics						
		Vout = 4V _{RMS} , R _L =	2.7kΩ		0.002		
Total Harmonic Distortion Plus	TUD N	$V_{OUT} = 4V_{RMS}, R_{L} = 1k\Omega$			0.004		٥,
Noise (Note 5)	THD+N	$V_{OUT} = 4V_{RMS}$, $R_L = 100\Omega$, $V_{DD} = 8V$			0.03		%
		$VOUT = 7VRMS$, $RL = 1k\Omega$			0.2		
		$V_{OUT} = 1V_{RMS}, R_L = 2.7k\Omega$			0.01		
Total Harmonic Distortion Plus	THD+N	$V_{OUT} = 1V_{RMS}, R_{L} = 1k\Omega$			0.02		%
Noise at V _{DD} = 5V (Note 5)		Vout = 2V _{RMS} , R _L =	1kΩ		0.8		
Capacitive-Load Stability						3	nF
Caracativa Land Drive Carachility		No sustained	CLOAD to GND			4	
Capacitive-Load Drive Capability		oscillation	CLOAD differential			3	nF
Signal-to-Noise Ratio (Note 5)	SNR	MAX13325, gain = 12 A-weighted	2dB, Vout = 4VRMS,		112		- dB
Signal-to-Noise natio (Note 3)	SINI	MAX13326, gain = 0dB, V _{OUT} = 4V _{RMS} , A-weighted		122		ub	
Unity-Gain Bandwidth					3		MHz
Output Slew Rate					2.5		V/µs
A-weighted, N		A-weighted, MAX133	325		10		.,
Output-Voltage Noise		A-weighted, MAX13326			3		μV
Crosstalk		VIN = 1VRMS, 1kHz			-110		dB
Mute Time		To achieve soft mute, C _{CSS} = 220nF			4		ms
Mute Attenuation		VIN = 1VRMS, 1kHz			-75		dB
Click-and-Pop Level (Note 6)	KCP	Into and out of mute			-70		dBV
Click-and-Pop Level (Note 6)	KCP	Into and out of shutde	own, 1kΩ		-45		dBV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 14.4V, V_{L} = 5V, R_{L} = \infty, load impedance from OUT_+ to OUT_-, T_{A} = T_{J} = -40^{\circ}C$ to $+105^{\circ}C$, typical values are $T_{A} = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
CHARGE PUMP							
Charge-Pump Overdrive Voltage,	\/a=	V _{DD} = 4.5V, I _{SOL}	JRCE = 6.6mA	3.2	4.0		V
VCHOLD - VDD (Hard Mode)	VCPH	V _{DD} = 18V, I _{SOU}	RCE = 6.6mA	4.5		5.5	V
VCHOLD - VDD (Soft Mode)	VCPS	V _{DD} unconnecte V _L = 3.3V	d, ISOURCE = 40μA,		2.1		V
		V _L = 5V			3.9]
			CPF[1:0] = 00		333		
Charge-Pump Frequency	fon	CPOFF = 0	CPF[1:0] = 01		190		kHz
Charge-Pump Frequency	fCP	GFOFF = 0	CPF[1:0] = 10		426		
			CPF[1:0] = 11		260		
DIAGNOSTICS							
Output Current Limit		Short to GND or I	oattery		580		mA
Current-Limit Warning Threshold					230		mA
Open-Load Detection				10			kΩ
Output Offset Detection		Valid when mute	d		±250		mV
Thermal Warning Threshold					135		°C
Thermal Shutdown Threshold					165		°C
Thermal Shutdown Hysteresis					15		°C
ESD PROTECTION							
Air Gap IEC 61000-4-2		OUT_ pins			±15		kV
Contact Discharge IEC 61000-4-2		OUT_ pins			±8		kV
HBM		All pins			±2		kV

MIXIM

DIGITAL CHARACTERISTICS

(VDD = 14.4V, VL = 3.3V, TA = TJ = -40°C to +105°C, typical values are TA = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INTERFACE						
Input-Voltage High	VINH	$V_L = 2.7V \text{ to } 5.5V$	0.75 x V _L			V
Input-Voltage Low	VINL	$V_L = 2.7V \text{ to } 5.5V$			0.25 x V _L	V
Input-Voltage Hysteresis				50		mV
Input Leakage Current					±100	μΑ
Output Low Voltage		FLAG, SDA, ISINK = 3mA			0.4	V
Output Leakage Current		FLAG, SDA = 5.5V			2	μΑ
Stand-Alone FLAG Pulse Width		ADD0, ADD1 = GND		100		ms
Stand-Alone Fault Retry Time		ADD0, ADD1 = GND		500		ms
I ² C TIMING						
Serial-Clock Frequency	fscl		0		400	kHz
Bus Free Time	tBUF	Between START and STOP conditions	1.3			μs
Hold Time	tHD:STA	Repeated START condition	0.6			μs
SCL Low Time	tLOW		1.3			μs
SCL High Time	tHIGH		0.6			μs
Data Hold Time	thd:dat		0		900	ns
Data Setup Time	tsu:dat		100			ns
Bus Capacitance	CB	Per bus line			400	рF
Receiving Rise Time	tR	SCL, SDA	20 + 0.1CB		300	ns
Receiving Fall Time	tF	SCL, SDA	20 + 0.1C _B		300	ns
Transmitting Fall Time	tF	SDA, V _L = 3.6V	20 + 0.05CB		250	ns
STOP Condition Setup Time	tsu:sto		0.6			μs
Pulse Width of Suppressed Spike	tsp		0		50	ns

Note 2: All devices are 100% tested at $T_A = +25$ °C. Limits over temperature are guaranteed by design.

Note 3: Signal path gain is defined as: $20 \times log \left(\frac{\left| (V_{OUT_+}) - (V_{OUT_-}) \right|}{\left| (V_{IN_+}) - (V_{IN_-}) \right|} \right)$.

Note 4: Measured in differential output mode, differential input voltage 4V_{P-P} (for 0dB gain), 1V_{P-P} (for 12dB gain) 1kHz.


Common-mode output balance is defined as: $20 \times log \left(\frac{\left| \left(\left| V_{OUT_{-+}} \right| \right) - \left(\left| V_{OUT_{--}} \right| \right) \right|}{\left| \left(\left| V_{OUT_{-+}} \right| \right) + \left(\left| V_{OUT_{--}} \right| \right) \right| \times 2} \right)$

Note 5: 22Hz to 22kHz measurement bandwidth.

Note 6: KCP level is calculated as 20log[(peak voltage during mode transition, no input signal)/1V_{RMS}]. Units are expressed in dBV


Typical Operating Characteristics


 $(V_{DD} = 14.4V, V_{L} = 5V, R_{L} = 1k\Omega, gain = 12dB, T_{A} = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{DD} = 14.4V, V_L = 5V, R_L = 1k\Omega, gain = 12dB, T_A = +25^{\circ}C, unless otherwise noted.)$















Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	BIAS	Analog Bias Voltage. Bypass BIAS to GND with a 10µF capacitor.
2	VL	Logic Supply Voltage. Connect V _L to a 2.7V to 5V logic supply. Bypass V _L to GND with a 0.1µF capacitor.
3, 4, 10, 11	I.C.	Internally Connected. Leave unconnected.
5	INLP	Left Audio Positive Input. Either input of each pair can be used as a single-ended input, with the complementary input bypassed to GND.
6	INLM	Left Audio Negative Input. Either input of each pair can be used as a single-ended input, with the complementary input bypassed to GND.
7	V _{DD}	Power-Supply Input. Connect V _{DD} to the supply voltage. Bypass V _{DD} to GND through a 1µF capacitor.
8	INRM	Right Audio Negative Input. Either input of each pair can be used as a single-ended input, with the complementary input bypassed to GND.
9	INRP	Right Audio Positive Input. Either input of each pair can be used as a single-ended input, with the complementary input bypassed to GND.
12	SHDN	Shutdown Input. Drive SHDN low to power down the device.
13	MUTE	Mute Input. Drive MUTE low to mute the outputs. The outputs are low impedance in mute.

MIXIM

Pin Description (continued)

PIN	NAME	FUNCTION
14	ADD0	I ² C Address Inputs. Connect ADD0 and ADD1 to V _L , GND, SCL, or SDA to select 7 I ² C addresses. Connect ADD0 and ADD1 to GND for stand-alone mode.
15	SCL	Serial Clock
16	SDA	Serial-Data IO
17	ADD1	I ² C Address Inputs. Connect ADD0 and ADD1 to V _L , GND, SCL, or SDA to select 7 I ² C addresses. Connect ADD0 and ADD1 to GND for stand-alone mode.
18	GND	Analog Ground. Ground connection for the input bias and gain circuits.
19	OUTRM	Right Audio Negative Output. Each output is current limited.
20	OUTRP	Right Audio Positive Output . Each output is current limited.
21	PGND	Power Ground. Ground connection for the output stage drivers.
22	CHOLD	Charge-Pump Output (When Charge Pump is On; CPOFF = 0). When the charge pump is off, provide an external supply through a diode to the CHOLD input. Bypass CHOLD with 1µF to PGND.
23	OUTLM	Left Audio Negative Output. Each output is current limited.
24	OUTLP	Left Audio Positive Outputs. Each output is current limited.
25	CP	Charge-Pump Flying Capacitor, Positive Connection
26	CM	Charge-Pump Flying Capacitor, Negative Connection
27	FLAG	Open-Drain Fault Flag Output. FLAG indicates a fault on any one channel. In stand-alone mode, FLAG is stretched to a typical pulse width of 100ms.
28	CSS	Soft-Start Capacitor Connection. CSS is charged/discharged by < 100µA current to get soft mute/ play transition. Bypass to GND through a 220nF capacitor.
_	EP	Exposed Pad. Connect to PGND.

Detailed Description

The MAX13325/MAX13326 audio line drivers are designed to transmit audio data across noisy environments. The differential interface is highly resistant to noise injection from external sources common to automotive applications.

The MAX13325/MAX13326 operate in stand-alone or I^2C -compatible mode with diagnostic outputs capable of detecting short to GND or battery, overcurrent, overtemperature, or excessive offset. A short across another audio output signal line is also protected.

Table 1. Register Address Map

ADDRESS	REGISTER TYPE	NAME	READ/WRITE	DEFAULT
0x00	Configuration	CONFIG	Read/Write	0x00
0x01	Command Byte	CMD	Read/Write	0x00
0x02	General Fault	GFAULT	Read	0x00
0x03	Left-Channel Fault	LFAULT	Cleared on Read	0x00
0x04	Right-Channel Fault	RFAULT	Cleared on Read	0x00
0x05	Flag	FLAG	Read	0x04 (12dB) 0x05 (0dB)
0x06	General Mask	GMASK	Read/Write	0x00
0x07	Left-Channel Mask	LMASK	Read/Write	0x00
0x08	Right-Channel Mask	RMASK	Read/Write	0x00

Configuration Register

Table 2. Configuration Register Format

FUNCTION	ADDRESS		REGISTER DATA						POR STATE	
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	(HEX)
Configuration Register	0x00	DIAG	ENABLE	MUTE	CPOFF	OLDL	OLDR	CPF1	CPF0	0x00

DIAG: Set DIAG to 1 to enable diagnostic mode. Write '0' to disable diagnostic mode.

ENABLE: Set ENABLE bit to 1 to enable the device. Write '0' disables the device. Low on the SHDN pin overrides the ENABLE bit.

MUTE: Set the MUTE bit to 1 to mute both the output channels. Output is low impedance when in mute. Low on the MUTE pin input overrides the MUTE bit.

CPOFF: Set the CPOFF bit to 1 to turn off the charge pump. CHOLD pin must be externally supplied (see the VCPH parameter in the *Electrical Characteristics* table). Charge pump is enabled when CPOFF = 0.

OLDL: Write 1 to the OLDL bit to initiate the open-load detection for the left channel. To run OLDL again, write '0' and '1' again.

OLDR: Write 1 to the OLDR bit to initiate the open-load detection for the right channel. To run OLDR again, write '0' and '1' again.

Table 2a. Charge-Pump Frequency Bits

CPF1	CPF0	FREQUENCY (kHz)
0	0	333
0	1	190
1	0	426
1	1	260

CPF[1:0]: Sets the frequency of the charge pump.

Command Byte Register

Table 3. Command Byte Register Format

ſ	FUNCTION	ADDRESS	REGISTER DATA								POR STATE
	FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	(HEX)
	Command Byte Register	0x01	RETRYR	RETRYL	Х	Х	Х	Х	Х	Х	0x00

RETRYR: The right-channel power amplifier switches off after a fault condition. Write '1' to turn it back on after the fault condition.

RETRYL: The left-channel power amplifier switches off after a fault condition. Write '1' to turn on the left-channel power amplifier after the fault condition.

General Faults

Table 4. General Fault Register Format

FUNCTION	ADDRESS	REGISTER DATA								POR STATE
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	(HEX)
General Fault Register	0x02	Х	TWARN	TSHDN	DUMP	Х	Х	х	х	0x00

TWARN: The TWARN bit is set to '1' when the temperature warning threshold is reached.

TSHDN: The TSHDN is set to '1' when the temperature shutdown threshold is reached.

DUMP: The DUMP bit is set to '1' when the VDD voltage exceeds the overvoltage threshold.

Set the appropriate mask bit in the GMASK register to detect the general faults. See Table 8.

Left-Channel Faults

Table 5. Left-Channel Fault Register Format

	ADDRESS	REGISTER DATA						DOD CTATE		
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	POR STATE (HEX)
Left-Channel Fault Register	0x03	SVDDL	SGNDL	LIMITL	Х	OFFSETL	OPENL	Х	×	0x00

SVDDL: The SVDDL bit is set to '1' when a short to VDD is detected on the left channel.

SGNDL: The SGNDL bit is set to '1' when a short to GND is detected on the left channel.

LIMITL: The LIMITL bit is set to '1' when the current-limit threshold is tripped for left output.

OFFSETL: The OFFSETL bit is set to '1' when excessive offset is detected on the left-channel output.

OPENL: The OPENL bit is set to '1' when an open load is detected on the left channel.

Set the appropriate mask bit in the LMASK register to detect the faults on the left channel. See Table 9.

When any bit of the LFAULT register is high, the FLAG output is low.

Right-Channel Faults

Table 6. Right-Channel Fault Register Format

	ADDRESS REGISTER DATA						DOD OTATE			
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	POR STATE (HEX)
Right-Channel Fault Register	0x04	SVDDR	SGNDR	LIMITR	х	OFFSETR	OPENR	Х	х	0x00

SVDDR: The SVDDR bit is set to '1' when a short to VDD is detected on the right channel.

SGNDR: The SGNDR bit is set to '1' when a short to GND is detected on the right channel.

LIMITR: The LIMITR bit is set to '1' when the current-limit threshold is tripped for right output.

OFFSETR: The OFFSETR bit is set to '1' when excessive offset is detected on the right-channel output.

OPENR: The OPENR bit is set to '1' when an open load is detected on the right channel.

Set the appropriate mask bit in the RMASK register to detect the faults on the right channel. See Table 10.

When any bit of the RFAULT register is high, the FLAG output is pulled low.

FLAG Register

Table 7. Flag Register Format

	ADDRESS		REGISTER DATA								
FUNCTION CODE (HEX)		D7	D6	D5	D4	D3	D2	D1	D0	POR STATE (HEX)	
FLAG Register	0x05	FLAG	LHIGHZ	RHIGHZ	OFFSETL	OFFSETR	ID2	ID1	ID0	0x04/0x05	

FLAG: FLAG bit is set to '1' when the $\overline{\text{FLAG}}$ output is logic-low. The FLAG bit allows to quickly access the status of the device without using the $\overline{\text{FLAG}}$ output and without having to read all the fault registers.

LHIGHZ: The LHIGHZ bit is set to '1' when the left-channel output is high impedance; for example due to a short circuit.

RHIGHZ: The RHIGHZ bit is set to '1' when the right-channel output is high impedance; for example due to a short circuit.

OFFSETL: The OFFSETL bit is set to '1' when excessive offset is detected on the left-channel output.

OFFSETR: The OFFSETR bit is set to '1' when excessive offset is detected on the right-channel output.

ID[2:0]: The ID[2:0] bits indicate the device type (12dB = 100 and 0dB = 101).

General Mask Register

Table 8. General Mask Register Format

	ADDRESS		REGISTER DATA							DOD CTATE
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	POR STATE (HEX)
General Mask Register	0x06	0	MTWARN	MTSHDN	MDUMP	х	X	X	х	0x00

MTWARN: Set MTWARN to '1' to enable the TWARN fault detection. See Table 4. MTSHDN: Set MTSHDN to '1' to enable the TSHDN fault detection. See Table 4. MDUMP: Set MDUMP to '1' to enable the DUMP fault detection. See Table 4.

Left-Channel Mask Register

Table 9. Left-Channel Mask Register

	ADDRESS	REGISTER DATA								POR
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	STATE (HEX)
Left-Channel Mask Register	0x07	MSVDDL	MSGNDL	MLIMITL	0	MOFFSETL	MOPENL	Х	Х	0x00

MSVDDL: Set MSVDDL to 1 to enable the short to VDD detection on the left channel.

MSGNDL: Set MSGNDL to 1 to enable the short to GND detection on the left channel.

MLIMITL: Set MLIMITL to 1 to enable overcurrent detection on the left channel.

MOFFSETL: Set MOFFSETL to 1 to enable excessive-offset detection on the left-channel output.

MOPENL: Set MOPENL to 1 to enable open-load detection on the left channel.

Right-Channel Mask Register

Table 10. Right-Channel Mask Register

	ADDRESS	REGISTER DATA						POR		
FUNCTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	STATE (HEX)
Right-Channel Mask Register	0x08	MSVDDR	MSGNDR	MLIMITR	0	MOFFSETR	MOPENR	×	Х	0x00

MSVDDR: Set MSVDDR to 1 to enable the short to VDD detection on the right channel. MSGNDR: Set MSGNDR to 1 to enable the short to GND detection on the right channel.

MLIMITR: Set MLIMITR to 1 to enable overcurrent detection on the right channel.

MOFFSETR: Set MOFFSETR to 1 to enable excessive-offset detection on the right channel.

MOPENR: Set MOPENR to 1 to enable open-load detection on the right channel.

I²C and Stand-Alone Diagnostics

When the DIAG bit and the appropriate mask bits are set to 1, the MAX13325/MAX13326 enter diagnostic mode. In this mode, the MAX13325/MAX13326 detect short to GND, short to battery, overcurrent condition, overtemperature condition, excessive offset, and report the diagnosis using the I²C serial interface, FLAG bit, and the FLAG output.

For stand-alone mode, there exists a 500ms stand-alone fault retry function (for autoretry) until the fault goes away. The FLAG output is pulsed to indicate a fault.

Output Short to VDD

When in diagnostic mode, the MAX13325/MAX13326 detect if any of the differential outputs is shorted to V_{DD} or battery. Upon detection of the short to V_{DD} or battery, the faulted channel is switched off and its output goes into a high-impedance state. The fault is reported using the I²C interface and the FLAG output. See Table 11.

Table 11. Output Short to VDD/Battery Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY
	FLAG is asserted low.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Cleared on reading the LFAULT
	FLAG bit set. See Table 7.	In LMASK register, set MSVDDL bit to 1.	register. See Table 5.
Left-Channel Output Short to VDD	SVDDL bit is set in the LFAULT register. See Table 5.	See Table 9.	Note: 500ms autoretry in stand- alone mode.
Choic to VDD	Left channel switches off and output goes to high-impedance state.	Cannot be masked.	Output is enabled by setting the RETRYL bit to 1 in the Common Byte register. See Table 3.
	FLAG is asserted low.	L DMAOK	Cleared on reading the RFAULT
	FLAG bit set. See Table 7.	In RMASK register, set MSVDDR bit to 1. See	register. See Table 6.
Right-Channel Output Short to VDD	SVDDR bit is set in the RFAULT register. See Table 6.	Table 10.	Note: 500ms autoretry in stand- alone mode.
Catput officit to VDD	Right channel switches off and output goes to high-impedance state.	Cannot be masked.	Output is enabled by setting the RETRYR bit to 1 in the Command Byte register. See Table 3.

Output Short to GND

Overtemperature

When in diagnostic mode, the MAX13325/MAX13326 detect if any of the differential outputs is shorted to ground. Upon detection of the short to ground, the faulted channel is switched off and its output goes into a high-impedance state. The fault is reported using the I^2C interface and the \overline{FLAG} output. See Table 12.

When in diagnostic mode, if the MAX13325/MAX13326 exceed the overtemperature warning or temperature shutdown thresholds the device reports the condition using the I 2 C interface and the $\overline{\text{FLAG}}$ output. See Table 13.

Table 12. Output Short to GND Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY
	FLAG is asserted low. FLAG bit set. See Table 7.	In LMASK register, set MSGNDL bit to 1. See	Cleared on reading the LFAULT register. See Table 5.
Left-Channel Output Short to GND	SGNDL bit is set in the LFAULT register. See Table 5.	Table 9.	Note: 500ms autoretry in stand- alone mode.
Chartie GIND	Left channel switches off and output goes to high-impedance state.	Cannot be masked.	Output is enabled by setting the RETRYL bit to 1 in the Command Byte register. See Table 3.
	FLAG is asserted low.	I DMAOK ' I	Cleared on reading the RFAULT
	FLAG bit set. See Table 7.	In RMASK register, set MSGNDR bit to 1. See	register. See Table 6.
Right-Channel Output Short to GND	SGNDR bit is set in the RFAULT register. See Table 6.	Table 10.	Note: 500ms autoretry in stand- alone mode.
Chart to GIVE	Right channel switches off and output goes to high-impedance state.	Cannot be masked.	Output is enabled by setting the RETRYR bit to 1 in the Command Byte register. See Table 3.

Table 13. Overtemperature Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY
Overtemperature	FLAG is asserted low. FLAG bit set. See Table 7.	In GMASK register, set MTWARN bit to 1. See	Die temperature falls below warning threshold.
Warning	TWARN bit is set in the GFAULT register. See Table 4.	Table 8.	Cleared on reading the GFAULT register.
	FLAG is asserted low.		Die temperature falls below
	FLAG bit set. See Table 7.	In GMASK register, set	shutdown threshold. Cleared on reading the GFAULT
Overtemperature	TSHDN bit is set in the GFAULT Register. See Table 4.	MTSHDN bit to 1. See Table 8.	register. Note: 500ms autoretry in stand- alone mode.
Overtemperature Shutdown	Left and right channels switch off and output goes to high-impedance state.	Cannot be masked.	Left channel is enabled by setting the RETRYL bit to 1 in the Command Byte register. Right channel is enabled by setting the RETRYR bit to 1 in the Command Byte register. See Table 3.

Excessive Offset

When in diagnostic mode with mute enabled, if there is excessive offset on any output, the MAX13325/MAX13326 reports the condition through the I^2C interface and the \overline{FLAG} output. See Table 14.

Overcurrent

When in diagnostic mode, if any of the output pairs is excessively loaded, the MAX13325/MAX13326 issue a warning and report the condition through the I²C interface and the FLAG output. The faulted channel is not switched off. See Table 15.

Open Load

When in diagnostic mode and the open-load detection is initiated, the selected channel is switched off for 1ms during which the diagnosis is taking place. Upon detecting an open load on any channel, the MAX13325/MAX13326 report the condition using the I²C interface and the FLAG output. See Table 16.

Overvoltage

When in diagnostic mode, if the MAX13325/MAX13326 exceed the VDD overvoltage threshold (for example during a load-dump condition), the device reports the condition using the I²C interface and the FLAG output. See Table 17.

Table 14. Excessive Offset Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY		
	FLAG is asserted low.				
Excessive Output Offset on Left Channel	FLAG bit set. See Table 7.	In the LMASK register, set MOFFSETL bit to 1. See	Cleared on reading the LFAULT		
	OFFSETL bit is set in the LFAULT register. See Table 5.	Table 9.	register.		
	FLAG is asserted low.	I II DIAAGIK			
Excessive Output Offset on Right	FLAG bit set.	In the RMASK register, set MOFFSETR bit to 1. See	Cleared on reading the RFAULT		
Channel	OFFSETR bit is set in the RFAULT register. See Table 6.	Table 10.	register.		

Table 15. Overcurrent Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY		
	FLAG is asserted low.	In the LMASK register,	Load current falls below the		
Overcurrent on Left	FLAG bit set. See Table 7.	set MLIMITL bit to 1. See	current-limit threshold.		
Channel	LIMITL bit is set in the LFAULT register. See Table 5.	Table 9.	Cleared on reading the LFAULT register.		
Overcurrent on Right Channel	FLAG is asserted low.		Load current falls below the current-limit threshold.		
	FLAG bit set. See Table 7.	In the RMASK register, set MLIMITR bit to 1. See			
	LIMITR bit is set in the RFAULT register. See Table 6.	Table 10.	Cleared on reading the RFAULT register.		

Table 16. Open-Load Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY		
Left-Channel Open Load	FLAG is asserted low.	L II LAMAGIC			
	FLAG bit set. See Table 7.	In the LMASK register, set MOPENL bit to 1. See	Cleared on reading		
	OPENL bit is set in the LFAULT register. See Table 5.	Table 9.	the LFAULT register.		
Right-Channel Open Load	FLAG is asserted low.	L II DIAAGIK			
	FLAG bit set. See Table 7.	In the RMASK register, set MOPENR bit to 1. See	Cleared on reading		
	OPENR bit is set in the RFAULT register. See Table 6.	Table 10.	the RFAULT register.		

Table 17. Overvoltage Diagnostic

FAULT CONDITION	STATUS REPORT	UNMASK	RECOVERY		
	FLAG is asserted low.				
	FLAG bit set. See Table 7.	In GMASK register, set	V _{DD} voltage falls below overvoltage threshold. Cleared on reading the GFAULT register. Note: 500ms autoretry in stand-alone mode.		
Overvoltage Shutdown	DUMP bit is set in the GFAULT register. See Table 4.	MDUMP bit to 1. See Table 8.			
	Left and right channels switch off and output goes to a high-impedance state.	Cannot be masked.	Left channel is enabled by setting the RETRYL bit to 1. Right channel is enabled by setting the RETRYR bit to 1. See Table 3.		

Applications Information Serial Interface

Writing to the MAX13325/MAX13326 using I^2C requires that first the master sends a START (S) condition followed by the device's I^2C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP (P) condition to relinquish

control of the bus, or a Repeated START (Sr) condition to communicate to another I^2C slave (see Figure 1).

Bit Transfer

Each SCL rising edge transfers one data bit. The data on SDA must remain stable during the high portion of the SCL clock pulse (see Figure 2). Changes in SDA while SCL is high are read as control signals (see the *START and STOP Conditions* section). When the serial interface is inactive, SDA and SCL idle high.




Figure 1. I²C Timing




Figure 2. Bit Transfer

START and STOP Conditions

A master device initiates communication by issuing a START condition, which is a high-to-low transition on SDA with SCL high. A START condition from the master signals the beginning of a transmission to the MAX13325/MAX13326. The master terminates transmission by a STOP condition (see the *Acknowledge Bit* section). A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 3). The STOP condition frees the bus. If a Repeated START condition is generated instead of a STOP condition, the bus remains active. When a STOP condition or incorrect slave ID is detected, the device internally disconnects SCL from the

serial interface until the next START or Repeated START condition, minimizing digital noise and feedthrough.

Acknowledge Bit

The acknowledge (ACK) bit is a clocked 9th bit that the MAX13325/MAX13326 use to handshake receipt of each byte of data when in write mode. The MAX13325/MAX13326 pull down SDA during the entire mastergenerated 9th clock pulse if the previous byte is successfully received (see Figure 4). Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event




Figure 3. START/STOP Conditions




Figure 4. Acknowledge and Not-Acknowledge Bits

Table 18. Slave Address

ADD1	ADD0	A6	A 5	A4	А3	A2	A1	A0	R/W	SLAVE ADDRESS READ (HEX)	SLAVE ADDRESS WRITE (HEX)	MODE
GND	GND	_	_	_	_	_	_	_	_	_	_	Stand- alone
GND	VL	1	1	0	0	0	0	1	1/0	0xC3	0xC2	I ² C
VL	GND	1	1	0	0	0	1	0	1/0	0xC5	0xC4	I ² C
VL	VL	1	1	0	0	0	1	1	1/0	0xC7	0xC6	I ² C
VL	SCL	1	1	0	0	1	0	0	1/0	0xC9	0xC8	I ² C
VL	SDA	1	1	0	0	1	0	1	1/0	0xCB	0xCA	I ² C
SCL	VL	1	1	0	0	1	1	0	1/0	0xCD	0xCC	I ² C
SDA	VL	1	1	0	0	1	1	1	1/0	0xCF	0xCE	I ² C

of an unsuccessful data transfer, the bus master may retry communication. The master must pull down SDA during the 9th clock cycle to acknowledge receipt of data when the MAX13325/MAX13326 are in read mode. An acknowledge must be sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX13325/MAX13326, followed by a STOP condition.

Slave Address

The MAX13325/MAX13326 are programmable to one of seven I²C slave addresses. These slave addresses are unique device IDs. Connect ADD_ to GND, V_L, SCL, or SDA to set the I²C slave address. The address is defined as the seven most significant bits (MSBs) followed by the read/write bit. Set the read/write bit to 1 to configure the MAX13325/MAX13326 to read mode. Set the read/write bit to 0 to configure the device to write mode. The address is the first byte of information sent after the START condition.

Register Address Map Single-Byte Write Operation

For a single-byte write operation, send the slave address as the first byte followed by the register address and then a single data byte (see Figure 5).

Burst Write Operation

For a burst write operation, send the slave address as the first byte followed by the register address and then the data bytes (see Figure 6).

Single-Byte Read Operation

For a single-byte read operation, send the slave address with the read bit set, as the first byte followed by the register address. Then send a Repeated START condition followed by the slave address. After the slave sends the data byte, send a not-acknowledge followed by a STOP condition (see Figure 7).

Burst Read Operation

For a burst read operation, send the slave address with a write as the first byte followed by the register address. Then send a Repeated START condition followed by the slave address. The slave sends data bytes until a not-acknowledge condition is sent (see Figure 8).




Figure 5. A Single-Byte Write Operation




Figure 6. A Burst Write Operation




Figure 7. A Single-Byte Read Operation




Figure 8. A Burst Read Operation

Charge Pump

The MAX13325/MAX13326 charge pump can be disabled depending on application requirements. When charge pump is enabled [CPOFF = 0], please follow the charge-pump capacitor selections. When the charge pump is disabled [CPOFF = 1], the flying capacitor (C1) is not needed. There are internal diodes between VDD/OUT_ to CHOLD, so it is important that CHOLD not be forced below VDD or any of the outputs. A series diode needs to be placed between the external supply (VSUP) and CHOLD. See D2 in the *Typical Operating Circuit*.

Charge-Pump Capacitor Selection

Use ceramic capacitors with a low ESR for optimum performance. For optimal performance over the extended temperature range, select capacitors with an X7R dielectric. Table 19 lists suggested manufacturers.

Flying Capacitor (C1)

The value of the flying capacitor (see the *Typical Operating Circuit*) affects the charge pump's load regulation and output resistance. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance. For optimum performance, use a 470nF capacitor for C1. When the charge pump is disabled [CPOFF = 1], the flying capacitor (C1) is not needed.

Hold Capacitor (C2)

The hold capacitor value (see the *Typical Operating Circuit*) and ESR directly affect the ripple at the internal negative rail. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. For optimum performance, use a 1µF capacitor for C2.

Table 19. Suggested Capacitor Vendors

SUPPLIER	PHONE	FAX	WEBSITE
Murata	770-436-1300	770-436-3030	www.murata.com
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com

Power-Supply Bypass Capacitor (C3)

The power-supply bypass capacitor (see the *Typical Operating Circuit*) lowers the output impedance of the power supply, and reduces the impact of the MAX13325/MAX13326 charge-pump switching transients. Bypass VDD with C3, the same value as C2, and place it physically close to the VDD and PGND pins.

Load-Dump Protection

With minimal external components, the MAX13325/MAX13326 can be protected against automotive load-dump conditions. See the *Typical Operating Circuit*.

nMOSFET (Q1)

Q1 should be selected to withstand the full-voltage exposure (BVDSS > 45V). The gate-source turn-on voltage should be chosen to be less than VCPS to ensure initial startup. Using an external nMOS, RTR020N05, 300ms duration component provides 50V load-dump protection.

Zener Diode (D1)

During short-to-battery condition, OUT_ lifts up CHOLD using an internal diode. In order not to violate the maximum gate-source voltage of Q1, a zener diode of appropriate clamping voltage should be added between the gate and source terminals.

Series Resistor (R1)

Normally, a series resistor for current limitation is needed during short-to-battery condition. R1 should be chosen according to (18V - VDD(min) - VZENER)/1mA so that no excessive current is being drawn from CHOLD.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect the EP and GND together at a single point on the PCB. Ensure ground return resistance is minimized for optimum crosstalk performance.

Chip Information

PROCESS: BCD

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND PATTERN NO.
TYPE	CODE	NO.	
28 TSSOP-EP	U28E+5	<u>21-0108</u>	90-0147

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/10	Initial release	_
1	3/10	Updated the Typical Operating Circuit	1
2	4/10	Added new register bits to Tables 1, 2, and 7. Revised <i>FLAG Register</i> section and added Table 2a and <i>Charge Pump</i> section.	1, 4, 7, 8–12, 19, 20
3	6/10	Introduced the MAX13326. Updated the <i>Electrical Characteristics</i> table and added new <i>Typical Operating Characteristics</i> graphs.	1, 4, 5, 7

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.