



Pin Description

$\overline{RAS0}$, $\overline{RAS2}$	Row Address Strobe
$\overline{CAS0}$ - $\overline{CAS3}$	Column Address Strobe
\overline{WE}	Read/write Input
A0 - A9	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V _{CC}	Power (+3.3V or +5V)
V _{SS}	Ground
NC	No Connect
PD1 - PD7	Presence Detects

Pinout


Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name
1	V _{SS}	13	A1	25	DQ13	37	DQ18	49	DQ20	61	V _{CC}
2	DQ0	14	A2	26	DQ14	38	DQ19	50	DQ21	62	DQ32
3	DQ1	15	A3	27	DQ15	39	V _{SS}	51	DQ22	63	DQ33
4	DQ2	16	A4	28	A7	40	$\overline{CAS0}$	52	DQ23	64	DQ34
5	DQ3	17	A5	29	NC	41	$\overline{CAS2}$	53	DQ24	65	NC
6	DQ4	18	A6	30	V _{CC}	42	$\overline{CAS3}$	54	DQ25	66	PD2
7	DQ5	19	NC	31	A8	43	$\overline{CAS1}$	55	NC	67	PD3
8	DQ6	20	NC	32	A9	44	$\overline{RAS0}$	56	DQ27	68	PD4
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ28	69	PD5
10	V _{CC}	22	DQ10	34	$\overline{RAS2}$	46	NC	58	DQ29	70	PD6
11	PD1	23	DQ11	35	DQ16	47	\overline{WE}	59	DQ31	71	PD7
12	A0	24	DQ12	36	NC	48	NC	60	DQ30	72	V _{SS}

Ordering Information

Part Number	Organization	Speed	Dimensions	Power	DRAM Die Revision	Notes
IBM11S1320BNA-60	1M x 32	60ns	2.35" x 1" x .15"	3.3V	D	
IBM11S1320BNA-70	1M x 32	70ns	2.35" x 1" x .15"	3.3V	D	
IBM11S1320BLA-60	1M x 32	60ns	2.35" x 1" x .15"	5.0V	D	
IBM11S1320BLA-70	1M x 32	70ns	2.35" x 1" x .15"	5.0V	D	
IBM11S1320BNB-60	1M x 32	60ns	2.35" x 1" x .15"	3.3V	E	
IBM11S1320BNB-70	1M x 32	70ns	2.35" x 1" x .15"	3.3V	E	
IBM11S1320BLB-60	1M x 32	60ns	2.35" x 1" x .15"	5.0V	E	
IBM11S1320BLB-70	1M x 32	70ns	2.35" x 1" x .15"	5.0V	E	



Block Diagram





Truth Table

Function	\overline{RAS}	\overline{CAS}	\overline{WE}	Row Address	Column Address	All DQ bits	
Standby	H	X	X	X	X	High Impedance	
Read	L	L	H	Row	Col	Valid Data Out	
Early-Write	L	L	L	Row	Col	Valid Data In	
Fast Page Mode - Read: 1st Cycle	L	H→L	H	Row	Col	Valid Data Out	
Subsequent Cycles	L	H→L	H	N/A	Col	Valid Data Out	
Fast Page Mode - Write: 1st Cycle	L	H→L	L	Row	Col	Valid Data In	
Subsequent Cycles	L	H→L	L	N/A	Col	Valid Data In	
\overline{RAS} -Only Refresh	L	H	X	Row	N/A	High Impedance	
\overline{CAS} -Before- \overline{RAS} Refresh	H→L	L	H	X	X	High Impedance	
Hidden Refresh	Read	L→H→L	L	H	Row	Col	Data Out
	Write	L→H→L	L	H	Row	Col	Data In
Self Refresh	H→L	L	H	X	X	High Impedance	

Presence Detect

Pin	-60	-70
PD1	NC	NC
PD2	V_{SS}	V_{SS}
PD3	V_{SS}	V_{SS}
PD4	NC	NC
PD5	NC	V_{SS}
PD6	NC	NC
PD7	NC	NC

1. NC= OPEN, V_{SS} = GND

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt	5.0 Volt		
V _{CC}	Power Supply Voltage	-0.5 to +4.1	-1.0 to +6.0	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} + 0.5, 4.1)	-0.5 to min (V _{CC} + 0.5, 6.0)	V	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} + 0.5, 4.1)	-0.5 to min (V _{CC} + 0.5, 6.0)	V	1
T _{OPR}	Operating Temperature	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +125	-55 to +125	°C	1
P _D	Power Dissipation	2.75	3.6	W	1
I _{OUT}	Short Circuit Output Current	20	50	mA	1

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

Symbol	Parameter	3.3 Volt			5.0 Volt			Units	Notes
		Min	Typ	Max	Min	Typ	Max		
V _{CC}	Supply Voltage	3.0	3.3	3.6	4.75	5.0	5.25	V	1
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.3	2.4	—	V _{CC} + 0.5	V	1, 2
V _{IL}	Input Low Voltage	-0.3	—	0.8	-0.5	—	0.8	V	1, 2

1. All voltages referenced to V_{SS}.
 2. V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V_{CC} + 2.0V for pulse widths of ≤ 4.0ns (or V_{CC} + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V_{IL} may undershoot to -1.2V for pulse widths ≤ 4.0ns with 3.3 Volt, or to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

Capacitance (T_A = 0 to +70°C, V_{CC} = 3.3 ± 0.3V or 5.0 ± 0.25V)

Symbol	Parameter	Max	Units	Notes
C _{I1}	Input Capacitance (A0-A9)	50	pF	
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$)	35	pF	
C _{I3}	Input Capacitance ($\overline{\text{CAS}}$)	20	pF	
C _{I4}	Input Capacitance ($\overline{\text{WE}}$)	67	pF	
C _{I0}	Input - Output Capacitance (DQ0-DQ34)	15	pF	

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3 \pm 0.3\text{V}$ or $5.0 \pm 0.25\text{V}$)

Symbol	Parameter	3.3 Volt		5.0 Volt		Units	Notes	
		Min	Max	Min	Max			
I_{CC1}	Operating Current Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{RC} = t_{RC \text{ min}}$)	-60	—	760	680	mA	1, 2, 3, 4	
		-70	—	640	560			
I_{CC2}	Standby Current (TTL) Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}$)	—	16	—	16	mA	4	
I_{CC3}	$\overline{\text{RAS}}$ Only Refresh Current Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{IH}$; $t_{RC} = t_{RC \text{ min}}$)	-60	—	760	680	mA	1, 3, 4	
		-70	—	640	560			
I_{CC4}	Fast Page Mode Current Average Power Supply Current, Fast Page Mode ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t_{PC} = t_{PC \text{ min}}$)	-60	—	520	480	mA	1, 2, 3, 4	
		-70	—	520	480			
I_{CC5}	Standby Current (CMOS) Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2\text{V}$)	—	1.2	—	1.2	mA	6, 7, 8	
I_{CC6}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Cycling: $t_{RC} = t_{RC \text{ min}}$)	-60	—	760	680	mA	1, 3, 4, 5	
		-70	—	640	560			
I_{CC7}	Self Refresh Current Average Power Supply Current during Self Refresh (CBR cycle with $\overline{\text{RAS}} \geq T_{RASS}$ (min))	—	1.36	—	1.36	mA	7, 8	
I_{CC8}	Battery Backup Refresh Current Average Power Supply Current during Battery Backup refresh ($\overline{\text{CAS}} \leq V_{IL}$, $\overline{\text{WE}} \geq V_{IH}$, $T_{RASS} \leq 1\mu\text{Sec}$, $T_{RC} = 125\mu\text{Sec}$)	—	2.4	—	2.4	mA	7, 8, 9	
I_{IL}	Input Leakage Current Input Leakage Current, any input ($0.0 \leq V_{IN} \leq (V_{CC} - 6.0\text{V})$) All Other Pins Not Under Test = 0V	$\overline{\text{RAS}}$	-40	+40	-40	+40	μA	
		$\overline{\text{CAS}}$	-20	+20	-20	+20		
		All others	-80	+80	-80	+80		
I_{OL}	Output Leakage Current (D_{OUT} is disabled, $0.0 \leq V_{OUT} \leq V_{CC}$)	—	-10	+10	-10	+10	μA	
V_{OH}	Output High Level Output "H" Level Voltage ($I_{OUT} = -5\text{mA}$ @ 2.4V)	—	2.4	—	2.4	—	V	
V_{OL}	Output Low Level Output "L" Level Voltage ($I_{OUT} = +4.2\text{mA}$ @ 0.4V)	—	—	0.4	—	0.4	V	

1. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} depend on cycle rate.
2. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
3. Column Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$ and $\overline{\text{CAS}} = V_{IH}$.
4. All I/O and other input pins must be $\leq V_{IL}$ (max) or $\geq V_{IH}$ (min).
5. Enables on-chip refresh and address counters.
6. When using Self-Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in an ROR manner over the refresh interval, then a full burst of all row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh. If row addresses are being refreshed in a CBR-Burst manner over the refresh interval (i.e. burst of 8), then upon exiting from Self Refresh the user must conform to whatever (i.e. burst of 8) method that was being used prior to entering Self Refresh.
7. ($(V_{CC} - 0.2\text{V} \leq V_{IH} \leq V_{CC} + 0.5\text{V})$ and $(0.0\text{V} \leq V_{IL} \leq 0.2\text{V})$) for 5.0V, or $(V_{CC} - 0.2\text{V} \leq V_{IH} \leq V_{CC} + 0.3\text{V})$ and $(0.0\text{V} \leq V_{IL} \leq 0.2\text{V})$ for 3.3V.
8. All other I/O and other inputs at V_{IH} or V_{IL} .
9. 1024 rows at $128\mu\text{s} = 128\text{ms}$.

AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3$ 0.3V or 5.0 0.25V)

1. An initial pause of 100 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles or 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles.
2. AC measurements assume $t_T=5\text{ns}$.
3. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
4. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
5. If $\overline{\text{CAS}} \geq V_{IH}(\text{min})$, data outputs are in high impedance.

Read, Write, and Refresh Cycles (Common Parameters)

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t_{RC}	Random Read or Write Cycle Time	110	—	130	—	ns	
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	40	—	50	—	ns	
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	10	—	10	—	ns	
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	60	10K	70	10K	ns	
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	15	100K	18	100K	ns	
t_{ASR}	Row Address Setup Time	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	ns	
t_{ASC}	Column Address Setup Time	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	10	—	15	—	ns	
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	45	20	52	ns	1
t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	13	30	15	35	ns	2
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	15	—	18	—	ns	
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	60	—	70	—	ns	
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	ns	
t_{DZC}	$\overline{\text{CAS}}$ Delay Time from D_{IN}	0	—	0	—	ns	3
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	
t_{AR}	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	—	—	—	—	ns	3

1. Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled by t_{CAC} .
2. Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only: if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
3. This timing parameter is not applicable to this product, but applies to a related product in this family.

Write Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t_{WCS}	Write Command Set Up Time	0	—	0	—	ns	
t_{WCH}	Write Command Hold Time	10	—	15	—	ns	
t_{WP}	Write Command Pulse Width	10	—	15	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	—	—	—	—	ns	1
t_{CWL}	Write Command to \overline{CAS} Lead Time	—	—	—	—	ns	1
t_{WCR}	Write Command Hold Time Referenced to \overline{RAS}	—	—	—	—	ns	1
t_{DHR}	Data Hold Time Referenced to \overline{RAS}	—	—	—	—	ns	1
t_{DS}	D_{IN} Setup Time	0	—	0	—	ns	
t_{DH}	D_{IN} Hold Time	15	—	15	—	ns	

1. This timing parameter is not applicable to this product, but applies to a related product in this family.

Read Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t_{RAC}	Access Time from \overline{RAS}	—	60	—	70	ns	1, 3
t_{CAC}	Access Time from \overline{CAS}	—	15	—	18	ns	3, 6
t_{AA}	Access Time from Address	—	30	—	35	ns	3, 6, 7
t_{RCS}	Read Command Setup Time	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time to \overline{CAS}	0	—	0	—	ns	4
t_{RRH}	Read Command Hold Time to \overline{RAS}	0	—	0	—	ns	4
t_{RAL}	Column Address to \overline{RAS} Lead Time	30	—	35	—	ns	
t_{CAL}	Column Address to \overline{CAS} Lead Time	—	—	—	—	ns	4
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	ns	3
t_{OH}	Output Data Hold Time	0	—	0	—	ns	
t_{CDD}	\overline{CAS} to D_{IN} Delay Time	15	—	20	—	ns	
t_{OFF}	Output Buffer Turn-off Delay	0	15	0	15	ns	5

1. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, then t_{RAC} will exceed the value shown.
2. Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$.
3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
4. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
5. $t_{OFF(max)}$ and $t_{OEZ(max)}$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
6. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
7. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \geq t_{RAD(max)}$.

Fast Page Mode Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t_{PC}	Fast Page Mode Cycle Time	40	—	40	—	ns	
t_{RASP}	Fast Page Mode \overline{RAS} Pulse Width	60	100K	70	100K	ns	2
t_{CPRH}	\overline{RAS} Hold Time from \overline{CAS} Precharge	35	—	40	—	ns	
t_{CPA}	Access Time from \overline{CAS} Precharge	—	35	—	40	ns	1

1. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
 2. t_{RASP} defines t_{RAS} in fast page mode cycles.

Refresh Cycle

Symbol	Parameter	-60		-70		Units	Notes
		Min	Max	Min	Max		
t_{CHR}	\overline{CAS} Hold Time (CAS before \overline{RAS} Refresh Cycle)	10	—	10	—	ns	1
t_{CSR}	\overline{CAS} Setup Time (CAS before \overline{RAS} Refresh Cycle)	10	—	10	—	ns	1
t_{WRP}	\overline{WE} Setup Time (CAS before \overline{RAS} Refresh Cycle)	10	—	10	—	ns	
t_{WRH}	\overline{WE} Hold Time (CAS before \overline{RAS} Refresh Cycle)	10	—	10	—	ns	
t_{RPC}	\overline{RAS} Precharge to \overline{CAS} Hold Time	0	—	0	—	ns	
t_{REF}	Refresh Period	—	128	—	128	ms	2


1. Enables on-chip refresh and address counters.
 2. When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in a ROR manner over the refresh interval, then a full burst of all row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh. If row addresses are being refreshed in a CBR-Burst manner over the refresh interval (i.e. burst of 8), then upon exiting from Self Refresh the user must conform to whatever refresh (i.e. burst of 8) method that was being used prior to entering Self Refresh.

Self Refresh Cycle


Symbol	Parameter	-60		-70		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RASS}	\overline{RAS} Pulse Width (Self Refresh)	100	—	100	—	μ s	1
t_{RPS}	\overline{RAS} Precharge Time During Self Refresh Cycle	110	—	130	—	ns	
t_{CHS}	\overline{CAS} Hold Time During Self Refresh Cycle	50	—	50	—	ns	

1. I/O pins will go into high impedance after 100 μ s.

Read




Write Cycle (Early Write)




: "H" or "L"


Fast Page Mode Read Cycle



Fast Page Mode Write Cycle




$\overline{\text{RAS}}$ Only Refresh Cycle




Note: $\overline{\text{WE}}$, D_{IN} are "H" or "L"

Hidden Refresh Cycle (Read)



: "H" or "L"

Self Refresh Cycle




■ : "H" or "L"

NOTE: Address is "H" or "L"


Once \overline{RAS} (min) is provided and \overline{RAS} remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."

CAS Before RAS Refresh Cycle




Note: Addresses are "H" or "L"

Layout Drawing



	3.3V	5.0V
A =	3.175	6.35
	.125	.246



Note: All dimensions are typical unless otherwise stated.

Millimeters
 Inches



Revision Log

Rev	Contents of Modification
7/94	Initial release of 1Mx32 specification using LPDRAM (die revision "D").
7/95	- Update specification with DRAM Die Rev D; Hidden Refresh and Self Refresh added; For 5.0V I _{CC1} , I _{CC3} , I _{CC4} , I _{CC6} changed.