## AS Microcomputer Incorporating a DTMF Generator Circuit

# **HITACHI**

ADE-202-048D Rev.5.0 Sept. 1999

#### **Description**

The HD404629R Series is part of the HMCS400-Series microcomputers designed to increase program productivity and also incorporate large-capacity memory. Each microcomputer has a high precision dual-tone multifrequency (DTMF) generator, LCD controller/driver, A/D converter, input capture circuit, 32-kHz oscillator for clock, and four low-power dissipation modes.

The HD404629R Series includes four chips: the HD404628R with 8-kword ROM; the HD4046212R with 12-kword ROM; the HD404629R with 16-kword ROM; the HD4074629 with 16-kword PROM.

A program can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production.

#### **Features**

- 1,876-digit  $\times$  4-bit RAM
- 44 I/O pins, including 10 high-current pins (15 mA, max.) and 20 pins multiplexed with LCD segment pins
- Four timer/counters
- 8-bit input capture circuit
- Three timer outputs (including two PWM out-puts)
- Two event counter inputs (including one double-edge function)
- Clock-synchronous 8-bit serial interface
- A/D converter (4 channels × 8 bits)
- LCD controller/driver (52 segments × 4 commons)
- On-chip DTMF generator
- Built-in oscillators
  - Main clock: 4-MHz ceramic (an external clock is also possible)
  - Subclock: 32.768-kHz crystal
- Eleven interrupt sources
  - Five by external sources, including three double-edge functions
  - Six by internal sources
- Subroutine stack up to 16 levels, including interrupts



- Four low-power dissipation modes
  - Subactive mode
  - Standby mode
  - Watch mode
  - Stop mode
- One external input for transition from stop mode to active mode
- Instruction cycle time (min.): 1  $\mu$ s (f<sub>OSC</sub> = 4 MHz)
- Operation voltage

$$V_{CC} = 2.7 \text{ V to } 6.0 \text{ V (HD404629R)}$$

$$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V (HD4074629)}$$

- Two operating modes
  - MCU mode
  - MCU/PROM mode (HD4074629 only)

### **Ordering Information**

Туре	<b>Product Name</b>	<b>Model Name</b>	ROM (Words)	Package
Mask ROM	HD404628R	HD404628RH	8,192	100-pin plastic QFP (FP-100B)
		HD404628RFS	_	100-pin plastic QFP (FP-100A)
		HD404628RTF	_	100-pin plastic TQFP (TFP-100B)
	HD4046212R	HD4046212RH	12,288	100-pin plastic QFP (FP-100B)
		HD4046212RFS	_	100-pin plastic QFP (FP-100A)
		HD4046212RTF	_	100-pin plastic TQFP (TFP-100B)
	HD404629R	HD404629RH	16,384	100-pin plastic QFP (FP-100B)
		HD404629RFS	_	100-pin plastic QFP (FP-100A)
		HD404629RTF	_	100-pin plastic TQFP (TFP-100B)
ZTAT <sup>™</sup>	HD4074629	HD4074629H	16,384	100-pin plastic QFP (FP-100B)
		HD4074629FS	_	100-pin plastic QFP (FP-100A)
		HD4074629TF	_	100-pin plastic TQFP (TFP-100B)

ZTAT<sup>TM</sup>: Zero Turn Around Time ZTAT is a trademark of Hitachi Ltd.

### Cautions about operaton!


Like the ZTAT<sup>TM</sup> HD4074629 and the HD404629 Series, the HD404629R Series has been verified to fully meet the standard electrical characteristics described in the data sheet or other related documents. However, due to differences in the manufacturing process, the type of built-in ROMs used, and internal wiring patterns, the HD404629R Series has different power factors, operating margins, and noise margins.

Therefore, you should test both of your systems incorporating the ZTAT<sup>TM</sup> and mask ROM versions. When your system is modified to use an HD404629R Series in place of a conventional chip, you should also perform a similar evaluation test to verify performance of your new system.


## **List of Functions**

Product name		HD404628R	HD4046212R	HD404629R	HD4074629			
ROM (Words)		8,192	12,288	16,384	16,384 PROM			
RAM (Digits)		1,876						
I/O	I/O							
Large-curre	ent I/O pins	10 (Sink 15 m/	A max)					
LCD segm	ent multiplexed pins	20						
Timer / Counter		4						
Input captu	re	8 bit × 1						
Timer outp	ut	3 (PWM outpu	t possible for 2)					
Event input	t	2 (edge selecti	on possible for 1)					
Serial interface		1 (8-bit syncro	nous)					
DTMF generation	n circuit	Available						
A/D converter		8 bit × 4 chann	nels					
LCD controller /	driver circuit	Max. 52 seg × 4 com						
Interrupts	External	5 (edge selection possible for 3)						
	Internal	6						
Low-Power Diss	sipation Mode	4						
Stop mode		Available						
Watch mod	le	Available						
Standby m	ode	Available						
Subactive i	mode	Available						
Main Oscillator	Ceramic oscillation	400 kHz, 800 k	KHz, 2 MHz, 4 MH	Z				
	Crystal oscillation	400 kHz, 800 kHz, 2 MHz, 4 MHz —						
Sub oscillator	Crystal oscillation	32.768 kHz						
Minimum instruc	Minimum instruction execution time		1 μs (f <sub>OSC</sub> = 4 MHz)					
Operating voltage	Operating voltage (V)				2.7 to 5.5			
Package	Package		QFP (FP-100B)					
		100-pin plastic	QFP (FP-100A)					
		100-pin plastic	TQFP (TFP-100E	3)				
Guaranteed ope	eration temperature	−20 to +75						

#### **Pin Arrangement**



#### **Pin Arrangement**




## **Pin Description**

voltage
ground
y testing only: Connect this pin
U
ns for the internal oscillator
to a ceramic oscillator ,crystal nnect OSC <sub>1</sub> to an external
768-kHz crystal for clock
d, fix the X1 pin to $V_{\text{cc}}$ and n.
ns addressed by individual bits; high-current pins that can each 5 mA
essable by individual bits
ns addressable in 4-bit units
ernal interrupts
sition from stop mode to active
clock input/output pin
eceive data input pin
ransmit data output pin
S
nt pins
CD controller/driver; may be left ration since they are connected by division resistors.  as are: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND$
pins for LCD
oins for LCD
The second of th

		Pin Number					
Item	Symbol	FP-100B TFP-100B	FP-100A	I/O	Function		
A/D converter	AV <sub>cc</sub>	1	3		Power pin for A/D converter: Connect it to the same potential as $V_{\rm CC}$ , as physically close to the $V_{\rm CC}$ pin as possible		
	AV <sub>SS</sub>	6	8		Ground for AV <sub>CC</sub> : Connect it to the same potential as GND, as physically close to the GND pin as possible		
	AN <sub>0</sub> -AN <sub>3</sub>	2–5	4–7	I	Analog input pins for A/D converter		
DTMF	TONER	99	1	0	Output pin for DTMF row signals		
	TONEC	98	100	0	Output pin for DTMF column signals		
	VT <sub>ref</sub>	100	2		Reference voltage pin for DTMF signals. Voltage conditions are: $V_{CC} \ge VT_{ref} \ge GND$		

## **Block Diagram**



#### **Memory Map**

#### **ROM Memory Map**

The ROM memory map is shown in figure 1 and described below.




Figure 1 ROM Memory Map

**Vector Address Area** (\$0000–\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

**Zero-Page Subroutine Area** (\$0000-\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000-\$1FFF: HD404628R; \$0000-\$2FFF: HD4046212R; \$0000-\$3FFF; HD404629R, HD4074629): Used for program coding.

#### **RAM Memory Map**

The MCU contains a 1,876-digit × 4-bit RAM area consisting of a memory register area, an LCD data area, a data area, and a stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM memory map is shown in figure 2 and described below.

#### RAM-Mapped Register Area (\$000-\$03F):

- Interrupt Control Bits Area (\$000–\$003)

  This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit

  manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the second secon
- manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.
- Special Function Register Area (\$004–\$01F, \$024–\$03F)
  This area is used as mode registers and data registers for external interrupts, serial interface, timer/counters, LCD, A/D converter, and as data control registers for I/O ports. The structure is shown in figures 2 and 5. These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). The SEM, SEMD, REM, and REMD instructions can be used for the LCD control register (LCR: \$01B), but RAM bit manipulation instructions cannot be used for other registers.
- Register Flag Area (\$020–\$023)
- This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.




Figure 2 RAM Memory Map

	Bit 3	Bit 2	Bit 1	Bit 0	
\$000	IM0 (IM of INT <sub>0</sub> )	IF <u>0</u> (IF of INT <sub>0</sub> )	RSP (Reset SP bit)	IE (Interrupt enable flag)	
\$001	IMTA (IM of timer A)	IFTA (IF of timer A)	IM1 (IM of INT <sub>1</sub> )	IF1 (IF of INT <sub>1</sub> )	
\$002	IMTC (IM of timer C)	IFTC (IF of timer C)	IMTB (IM of timer B)	IFTB (IF of timer B)	
\$003	IMAD (IM of A/D)	IFAD (IF of A/D)	IMTD (IM of timer D)	IFTD (IF of timer D)	
·		Interrupt con	trol bits area		
	Bit 3	Bit 2	Bit 1	Bit 0	
\$020	DTON (Direct transfer on flag)	ADSF (A/D start flag)	WDON (Watchdog on flag)	LSON (Low speed on flag)	
\$021	RAME (RAM enable flag)	Not used	ICEF (Input capture error flag)	ICSF (Input capture status flag)	
\$022	IM3 (IM of INT <sub>3</sub> )	IF3 (IF of INT <sub>3</sub> )	IM2 (IM of INT <sub>2</sub> )	IF2 (IF of INT <sub>2</sub> )	IF: Interrupt request fla
\$023	IMS (IM of serial interface)	IFS (IF of serial interface)	IM4 (IM of INT <sub>4</sub> )	IF4 (IF of INT <sub>4</sub> )	IM: Interrupt request had IM: Interrupt mask IE: Interrupt enable flag SP: Stack pointer
		Register	flag area		S Stask pointer

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

	SEM/SEMD	REM/REMD	TM/TMD	
IE				
IM	Allowed	Allowed	Allowed	
LSON				
IF				
ICSF	Not executed	Allowed	Allowed	
ICEF	Not executed	Allowed		
RAME				
RSP	Not executed	Allowed	Inhibited	
WDON	Allowed	Not executed	Inhibited	
ADSF	Allowed	Inhibited	Allowed	
DTON	Not executed in active mode	Allowed	Allowed	
DTON	Used in subactive mode	Allowed	Allowed	
Not used	Not executed	Not executed	Inhibited	

Note: WDON is reset by MCU reset or by  $\overline{\text{STOPC}}$  enable for stop mode cancellation.

The REM or REMD instuction must not be executed for ADSF during A/D conversion. DTON is always reset in active mode.


If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions

RAM address							
	Bit 3	Bit 2	Bit 1	Bit 0			
\$000							
\$003	Interrupt control bits area						
PMRA \$004	Not used	Not used	R2 <sub>2</sub> /SI	R2 <sub>3</sub> /SO			
SMRA \$005	R2 <sub>1</sub> /SCK	Serial trans	smit clock spee	d selection			
SRL \$006	Se	erial data regis	ster (lower digit	)			
SRU \$007	Se	rial data regis	ster (upper digit	)			
TMA \$008	*1	Clock s	ource setting (t	imer A)			
TMB1 \$009	*2	Clock s	ource setting (t	imer B)			
TRBL/TWBL \$00A			er (lower digit)				
TRBU/TWBU \$00B			er (upper digit)				
MIS \$00C	*3 R2 *2		Interrupt frame				
TMCI \$00D			ource setting (t er (lower digit)	imer C)			
TRCL/TWCL \$00E TRCU/TWCU \$00F			er (upper digit)				
TMDI \$010	*2		ource setting (t	imer D)			
TRDL/TWDL \$011			er (lower digit)				
TRDU/TWDU \$012			er (upper digit)				
TMB2 \$013	Not used	Not used		mode selection			
TMC2 \$014	Not used		C output mode				
TMD2 \$015	*4	Timer-I	O output mode	setting			
AMR \$016	Analog channe	el selection	Not used	*5			
ADRL \$017	A	/D data regist	ter (lower digit)				
ADRU \$018	A	/D data regist	er (upper digit)				
TGM \$019	TONEC outpu		TONER outp				
TGC \$01A	*6	*7	DTMF enable	Not used			
LCR \$01B	Not used	*8	*9	*10			
LMR \$01C	LCD input clock so		LCD duty cy				
LOR1 \$01D	R3 <sub>3</sub> /SEG4	R3 <sub>2</sub> /SEG3	R3 <sub>1</sub> /SEG2	R3 <sub>0</sub> /SEG1			
LOR2 \$01E LOR3 \$01F	R4 <sub>3</sub> /SEG8 Not used R	R4 <sub>2</sub> /SEG7 R7/SEG17–20	R4 <sub>1</sub> /SEG6 R6/SEG13–16	R4 <sub>0</sub> /SEG5 R5/SEG9–12			
\$020	Not used 1	(1/OLO11 20	NO/SEG 15-10	N3/3LG3-12			
ψ020		Register	flag area				
\$023		· ·	•				
PMRB \$024	R0 <sub>3</sub> /INT <sub>4</sub>	R0 <sub>2</sub> /INT <sub>3</sub>	R0 <sub>1</sub> /INT <sub>2</sub>	R0₀/ĪNT₁			
PMRC \$025	D <sub>11</sub> /INT <sub>0</sub>	D <sub>10</sub> /STOPC	R2 <sub>0</sub> /EVND	R1 <sub>3</sub> /EVNB			
ESR1 \$026	INT <sub>3</sub> detection e	dge selection	INT <sub>2</sub> detection	edge selection			
ESR2 \$027	EVND detection e	edge selection		edge selection			
SMRB \$028	Not used	Not used	*11	*12			
SSR \$029	*13	*14	Clock	select			
		Not u	used				
DCD0 \$02C	Port D <sub>3</sub> DCR   F	Port D <sub>2</sub> DCR	Port D₁ DCR	Port D. DCP			
DCD0 \$02C		Port D <sub>6</sub> DCR	Port D <sub>5</sub> DCR	Port D <sub>0</sub> DCR			
DCD2 \$02E	Not used	Not used	-	Port D <sub>8</sub> DCR			
		Not u					
DCR0 \$030	Port R0 <sub>3</sub> DCR F		Port R0 <sub>1</sub> DCR	Port R0 <sub>0</sub> DCR	Notes:	1. 2.	Timer-A/time-base Auto-reload on/off
DCR1 \$031	_	Port R1 <sub>2</sub> DCR		Port R1 <sub>0</sub> DCR		3.	Pull-up MOS control
DCR2 \$032	Port R2 <sub>3</sub> DCR F	Port R2 <sub>2</sub> DCR	Port R2 <sub>1</sub> DCR	Port R2 <sub>0</sub> DCR		4.	Input capture selection
DCR3 \$033	Port R3 <sub>3</sub> DCR F	Port R3 <sub>2</sub> DCR	Port R3 <sub>1</sub> DCR	Port R3 <sub>0</sub> DCR		5. 6.	A/D conversion time TONEC output control
DCR4 \$034	Port R4 <sub>3</sub> DCR F	Port R4 <sub>2</sub> DCR	Port R4 <sub>1</sub> DCR	Port R4 <sub>0</sub> DCR		7.	TONER output control
DCR5 \$035		Port R5 <sub>2</sub> DCR		Port R5 <sub>0</sub> DCR		8. 9.	Display on/off in watch mode LCD power switch
DCR6 \$036	7	Port R6 <sub>2</sub> DCR				10.	LCD display on/off
DCR7 \$037	Port R7 <sub>3</sub> DCR F	Port R7 <sub>2</sub> DCR	Port R7 <sub>1</sub> DCR	Port R7 <sub>0</sub> DCR			SO idle H/L setting Transmit clock source selection
		Not u	used			13.	32-kHz oscillation stop setting
V/#00E	Neture	Neturna	Donk O to 1	als O a alcostico		14.	32-kHz oscillation division ratio
V \$03F	Not used	Not used	Bank U to bai	nk 2 selection			

Figure 5 Special Function Register Area

**Memory Register (MR) Area (\$040–\$04F):** Consisting of 16 addresses, this area (MR0–MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.



 $PC_{13}-PC_0$ : Program counter

ST: Status flag CA: Carry flag

Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

Bank register (V: \$03F)

guaranteed.

**LCD Data Area** (\$050–\$083): Used for storing 52-digit LCD data which is automatically output to LCD segments as display data. Data 1 lights the corresponding LCD segment; data 0 extinguishes it. Refer to the LCD description for details.

**Data Area** (\$090-\$3BF): 464 digits from \$090 to \$25F have three banks, which can be selected by setting the bank register (V: \$03F). Before accessing this area, set the bank register to the required value (figure 7). The area from \$260 to \$3BF is accessed without setting the bank register.

	3	'	2	1	0	1	
Initial value	_	-	_	0	0		
Read/Write	_	-	_	R/W	R/W		
Bit name	Not u	ised No	t used	V1	V0		
0	0		0 is sel				
V1	V0	Bank	area s	election			
	1	Bank	1 is sel	ected			
1 _	0	Bank	2 is sel	ected			

Figure 7 Bank Register (V)

**Stack Area (\$3C0-\$3FF):** Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

### **Functional Description**

#### **Registers and Flags**

The MCU has nine registers and two flags for CPU operations. They are shown in figure 8 and described below.




Figure 8 Registers and Flags

**Accumulator** (A) and B Register (B): A and B are 4-bit registers, and are used to hold the results of ALU (arithmetic and logical unit) operations and to transfer data between memory, I/O ports, and other registers.

**W Register (W), X Register (X), and Y Register (Y):** W is a 2-bit register and X and Y are 4-bit registers. These registers are used in RAM register indirect addressing. The Y register is also used in D port addressing.

**SPX Register (SPX) and SPY Register (SPY):** The SPX and SPY registers are 4-bit registers used to supplement the X and Y registers.

**Carry Flag (CA):** CA is a 1-bit flag that stores ALU overflow generated by an arithmetic operation. CA is set to 1 when an overflow is generated, and is cleared to 0 after operations in which no overflow occurred. CA is also affected by the carry set/carry clear instructions (SEC and REC), and by the rotate with carry instructions (ROTL and ROTR).

During interrupt handling, CA is saved on the stack, and is restored from the stack by the RTNI instruction.

**Status Flag (ST):** ST is a 1-bit flag that stores the results of arithmetic instructions, compare instructions, and bit test instructions, and is used as the branch condition for the BR, BRL, CAL, and CALL conditional branch instructions.

The contents of the ST flag are held until the next arithmetic, compare, bit test, or conditional branch instruction is executed. After the execution of a conditional branch instruction, the value of ST is set to 1 without regard to the condition.

During interrupt handling, ST is saved on the stack, and is restored from the stack by the RTNI instruction.

**Program Counter (PC):** The PC is a 14-bit counter that indicates the ROM address of the next instruction the CPU will execute.

**Stack Pointer (SP):** The SP is a 10-bit register that indicates the RAM address of the next stack frame in the stack area.

The SP is initialized to \$3FF by a reset. The SP is decremented by 4 by a subroutine call or by interrupt handling, and is incremented by 4 when the saved data has been restored by a return instruction.

The upper 4 bits of the SP are fixed at 1111; the maximum number of stack levels is thus 16.

In addition to the reset method described above, the SP can also be initialized to \$3FF by clearing the reset stack pointer (RSP) in the interrupt control bits area with a RAM bit manipulation instruction, i.e., REM or REMD.

#### Reset

The MCU is reset by inputting a high-level voltage to the RESET pin. At power-on or when stop mode is cancelled, RESET must be high for at least one  $t_{RC}$  to enable the oscillator to stabilize. During operation, RESET must be high for at least two instruction cycles.

Initial values after MCU reset are listed in table 1.

Table 1 Initial Values After MCU Reset

Item		Abbr.	Initial Value	Contents
Program		(PC)	\$0000	Indicates program execution point from start
counter				address of ROM area
Status flag		(ST)	1	Enables conditional branching
Stack pointer		(SP)	\$3FF	Stack level 0
Interrupt	Interrupt enable flag	(IE)	0	Inhibits all interrupts
flags/mask	Interrupt request flag	(IF)	0	Indicates there is no interrupt request
	Interrupt mask	(IM)	1	Prevents (masks) interrupt requests
I/O	Port data register	(PDR)	All bits 1	Enables output at level 1
	Data control register	(DCD0, DCD1)	All bits 0	Turns output buffer off (to high impedance)
		(DCD2)	00	_
		(DCR0, -DCR7)	All bits 0	_
	Port mode register A	(PMRA)	00	Refer to description of port mode register A
	Port mode register B	(PMRB)	0000	Refer to description of port mode register B
	Port mode register C bits 3, 1, 0	(PMRC3, PMRC1, PMRC0)	000	Refer to description of port mode register C
	Detection edge select register 1	(ESR1)	0000	Disables edge detection
	Detection edge select register 2	(ESR2)	0000	Disables edge detection
Timer/	Timer mode register A	(TMA)	0000	Refer to description of timer mode register A
counters,	Timer mode register B1	(TMB1)	0000	Refer to description of timer mode register B1
serial	Timer mode register B2	(TMB2)	00	Refer to description of timer mode register B2
interface	Timer mode register C1	(TMC1)	0000	Refer to description of timer mode register C1
	Timer mode register C2	(TMC2)	- 000	Refer to description of timer mode register C2
	Timer mode register D1	(TMD1)	0000	Refer to description of timer mode register D1
	Timer mode register D2	(TMD2)	0000	Refer to description of timer mode register D2
	Serial mode register A	(SMRA)	0000	Refer to description of serial mode register A
	Serial mode register B	(SMRB)	X0	Refer to description of serial mode register B
	Prescaler S	(PSS)	\$000	_
	Prescaler W	(PSW)	\$00	_
	Timer counter A	(TCA)	\$00	<del>-</del> -
	Timer counter B	(TCB)	\$00	<del>-</del>
	Timer counter C	(TCC)	\$00	_
	Timer counter D	(TCD)	\$00	_

Table 1 Initial Values After MCU Reset (cont)

Item		Abbr.	Initial Value	Contents
Timer/ counters,	Timer write register B	(TWBU, TWBL)	\$X0	_
serial interface	Timer write register C	(TWCU, TWCL)	\$X0	_
	Timer write register D	(TWDU, TWDL)	\$X0	-
	Octal counter	(OC)	000	_
A/D	A/D mode register	(AMR)	00 - 0	Refer to description of A/D mode register
	A/D data register	(ADRL, ADRU)	\$80	Refer to description of A/D data register
LCD	LCD control register	(LCR)	- 000	Refer to description of LCD control register
	LCD mode register	(LMR)	0000	Refer to description of LCD duty-cycle/clock control register
	LCD output register 1	(LOR1)	0000	Sets R-port/LCD segment pins to R port mode
	LCD output register 2	(LOR2)	0000	
	LCD output register 3	(LOR3)	- 000	<del></del>
DTMF	Tone generator mode register	(TGM)	0000	Refer to description of tone generator mode register
	Tone generator control register	(TGC)	000 -	Refer to description of tone generator control register
Bit registers	Low speed on flag	(LSON)	0	Refer to description of operating modes
	Watchdog timer on flag	(WDON)	0	Refer to description of timer C
	A/D start flag	(ADSF)	0	Refer to description of A/D converter
	Direct transfer on flag	(DTON)	0	Refer to description of operating modes
	Input capture status flag	(ICSF)	0	Refer to description of timer D
	Input capture error flag	(ICEF)	0	Refer to description of timer D
Others	Miscellaneous register	(MIS)	0000	Refer to description of operating modes, I/O, and serial interface
	System clock select register	(SSR)	0000	Refer to description of operating modes, oscillation circuits, and DTMF generator
	Bank register	(V)	00	Refer to description of RAM memory map

Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.

2. X indicates invalid value. - indicates that the bit does not exist.

Item	Abbr.	Status After Cancellation of Stop Mode by STOPC Input	Status After Cancel- lation of Stop Mode by RESET Input	Status After all Other Types of Reset
Carry flag	(CA)	Pre-stop-mode values are	not guaranteed;	Pre-MCU-reset values
Accumulator	(A)	values must be initialized	by program	are not guaranteed; val-
B register	(B)	-		ues must be initialized by
W register	(W)	-		program
X/SPX register	(X/SPX)	-		
Y/SPY register	(Y/SPY)	-		
Serial data register	(SRL, SRU)	-		
RAM		Pre-stop-mode values are	retained	-
RAM enable flag	(RAME)	1	0	0
Port mode register C bit 2	(PMRC2)	Pre-stop-mode values are retained	0	0
System clock select register bit 3	(SSR3)	-		

#### Interrupts

The MCU has 11 interrupt sources: five external signals ( $\overline{INT}_0$ ,  $\overline{INT}_1$ ,  $\overline{INT}_2$ – $\overline{INT}_4$ ), four timer/ counters (timers A, B, C, and D), serial interface, and A/D converter.

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

Some vector addresses are shared by two different interrupts. They are timer B and INT<sub>2</sub>, timer C and INT<sub>3</sub>, timer D and INT<sub>4</sub>, and A/D converter and serial interface interrupts. So the type of request that has occurred must be checked at the beginning of interrupt processing.

**Interrupt Control Bits and Interrupt Processing:** Locations \$000 to \$003 and \$022 to \$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1.

A block diagram of the interrupt control circuit is shown in figure 9, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the 11 interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 10 and an interrupt processing flowchart is shown in figure 11. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack

during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2 Vector Addresses and Interrupt Priorities

Reset/Interrupt	Priority	Vector Address
RESET, STOPC*	_	\$0000
ĪNT <sub>0</sub>	1	\$0002
ĪNT <sub>1</sub>	2	\$0004
Timer A	3	\$0006
Timer B, INT2	4	\$0008
Timer C, INT3	5	\$000A
Timer D, INT4	6	\$000C
A/D, Serial	7	\$000E

Note: \* The STOPC interrupt request is valid only in stop mode.




Figure 9 Interrupt Control Circuit

**Table 3 Interrupt Processing and Activation Conditions** 

#### **Interrupt Source**

Interrupt Cuntrol Bit	ĪNT <sub>0</sub>	ĪNT <sub>1</sub>	Timer A	Timer B or INT <sub>2</sub>	Timer C or INT <sub>3</sub>	Timer D or INT <sub>4</sub>	A/D or Serial
IE	1	1	1	1	1	1	1
IF0 · ĪMO	1	0	0	0	0	0	0
IF1 · ĪM1	*	1	0	0	0	0	0
IFTA · ĪMTA	*	*	1	0	0	0	0
IFTB · IMTB + IF2 · IM2	*	*	*	1	0	0	0
IFTC · <u>IMTC</u> + IF3 · <u>IM3</u>	*	*	*	*	1	0	0
IFTD · IMTD + IF4 · IM4	*	*	*	*	*	1	0
IFAD · <u>IMAD</u> + IFS · <u>IMS</u>	*	*	*	*	*	*	1

Note: Bits marked \* can be either 0 or 1. Their values have no effect on operation.




Figure 10 Interrupt Processing Sequence




Figure 11 Interrupt Processing Flowchart

**Interrupt Enable Flag (IE: \$000, Bit 0):** Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

IE	Interrupt Enabled/Disabled
0	Disabled
1	Enabled

External Interrupts ( $\overline{INT}_0$ ,  $\overline{INT}_1$ ,  $INT_2$ - $INT_4$ ): Five external interrupt signals.

External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023): IF0 and IF1 are set at the falling edge of signals input to  $\overline{INT}_0$  and  $\overline{INT}_1$ , and IF2–IF4 are set at the rising or falling edge of signals input to  $\overline{INT}_2$ –INT<sub>4</sub>, as listed in table 5. The  $\overline{INT}_2$ –INT<sub>4</sub> interrupt edges are selected by the detection edge select registers (ESR1, ESR2: \$026, \$027) as shown in figures 12 and 13.

Table 5 External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023)

IF0-IF4	Interrupt Request
0	No
1	Yes

Detection edge selection register 1 (ESR1: \$026)				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	ESR13	ESR12	ESR11	ESR10

ESR13	ESR12	INT <sub>3</sub> detection edge	ESR11	ESR10	INT <sub>2</sub> detection edge	
0	0	No detection	0	0	No detection	
	1	Falling-edge detection		1	Falling-edge detection	
1	0	Rising-edge detection	1	0	Rising-edge detection	
	1	Double-edge detection*		1	Double-edge detection	*

Note: \* Both falling and rising edges are detected.

Figure 12 Detection Edge Selection Register 1 (ESR1)

#### Detection edge selection register 2 (ESR2: \$027)

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	ESR23	ESR22	ESR21	ESR20

ESR23	ESR22	EVND detection edge	ESF	₹21	ESR20	INT <sub>4</sub> detection edge
0	0	No detection	0	)	0	No detection
	1	Falling-edge detection			1	Falling-edge detection
1	0	Rising-edge detection	1		0	Rising-edge detection
	1	Double-edge detection*			1	Double-edge detection*

Note: \* Both falling and rising edges are detected.

Figure 13 Detection Edge Selection Register 2 (ESR2)

External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023)

IMO-IM4	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer A Interrupt Request Flag (IFTA: \$001, Bit 2):** Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A Interrupt Request Flag (IFTA: \$001, Bit 2)

IFTA	Interrupt Request
0	No
1	Yes

**Timer A Interrupt Mask (IMTA: \$001, Bit 3):** Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

Table 8 Timer A Interrupt Mask (IMTA: \$001, Bit 3)

IMTA	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer B Interrupt Request Flag (IFTB: \$002, Bit 0):** Set by overflow output from timer B, as listed in table 9.

Table 9 Timer B Interrupt Request Flag (IFTB: \$002, Bit 0)

IFTB	Interrupt Request
0	No
1	Yes

**Timer B Interrupt Mask (IMTB: \$002, Bit 1):** Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as listed in table 10.

Table 10 Timer B Interrupt Mask (IMTB: \$002, Bit 1)

IMTB	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer C Interrupt Request Flag (IFTC: \$002, Bit 2):** Set by overflow output from timer C, as listed in table 11.

Table 11 Timer C Interrupt Request Flag (IFTC: \$002, Bit 2)

IFTC	Interrupt Request		
0	No		
1	Yes		

**Timer C Interrupt Mask (IMTC: \$002, Bit 3):** Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 12.

Table 12 Timer C Interrupt Mask (IMTC: \$002, Bit 3)

IMTC	Interrupt Request		
0	Enabled		
1	Disabled (masked)		

**Timer D Interrupt Request Flag (IFTD: \$003, Bit 0):** Set by overflow output from timer D, or by the rising or falling of signals input to EVND when the input capture function is used, as listed in table 13.

Table 13 Timer D Interrupt Request Flag (IFTD: \$003, Bit 0)

IFTD	Interrupt Request		
0	No		
1	Yes		

**Timer D Interrupt Mask (IMTD: \$003, Bit 1):** Prevents (masks) an interrupt request caused by the timer D interrupt request flag, as listed in table 14.

Table 14 Timer D Interrupt Mask (IMTD: \$003, Bit 1)

IMTD	Interrupt Request		
0	Enabled		
1	Disabled (masked)		

Serial Interrupt Request Flag (IFS: \$023, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 15.

Table 15 Serial Interrupt Request Flag (IFS: \$023, Bit 2)

IFS	Interrupt Request		
0	No		
1	Yes		

**Serial Interrupt Mask (IMS: \$023, Bit 3):** Prevents (masks) an interrupt request caused by the serial interrupt request flag, as listed in table 16.

Table 16 Serial Interrupt Mask (IMS: \$023, Bit 3)

IMS	Interrupt Request
0	Enabled
1	Disabled (masked)

**A/D Interrupt Request Flag (IFAD: \$003, Bit 2):** Set at the completion of A/D conversion, as listed in table 17.

Table 17 A/D Interrupt Request Flag (IFAD: \$003, Bit 2)

IFAD	Interrupt Request		
0	No		
1	Yes		

**A/D Interrupt Mask (IMAD: \$003, Bit 3):** Prevents (masks) an interrupt request caused by the A/D interrupt request flag, as listed in table 18.

Table 18 A/D Interrupt Mask (IMAD: \$003, Bit 3)

IMAD	Interrupt Request		
0	Enabled		
1	Disabled (masked)		

### **Operating Modes**

The MCU has five operating modes as shown in table 19. The operations in each mode are listed in tables 20 and 21. Transitions between operating modes are shown in figure 14.

**Active Mode:** All MCU functions operate according to the clock generated by the system oscillator  $OSC_1$  and  $OSC_2$ .

Table 19 Operating Modes and Clock Status

				Mode Name		
		Active	Standby	Stop	Watch	Subactive*2
Activation method		RESET cancellation, interrupt request, STOPC cancellation in stop mode, STOP/SBY instruction in subactive mode (when direct transfer is selected)	SBY instruction	STOP instruction when TMA3 = 0	STOP instruction when TMA3 = 1	INT <sub>0</sub> or timer A interrupt request from watch mode
Status	System oscillator	OP	OP	Stopped	Stopped	Stopped
	Subsystem oscillator	ОР	OP	OP*1	OP	OP
Cancellation method		RESET input, STOP/SBY instruction	RESET input, interrupt request	RESET input, STOPC input in stop mode	RESET input,  INT <sub>0</sub> or timer A interrupt request	RESET input, STOP/SBY instruction

Notes:

OP implies in operation.

- 1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$029).
- 2. Subactive mode is an optional function; specify it on the function option list.

**Table 20 Operations in Low-Power Dissipation Modes** 

Function	Stop Mode	Watch Mode	Standby Mode	Subactive Mode*2
CPU	Reset	Retained	Retained	OP
RAM	Retained	Retained	Retained	OP
Timer A	Reset	OP	OP	OP
Timer B	Reset	Stopped	OP	OP
Timer C	Reset	Stopped	OP	OP
Timer D	Reset	Stopped	OP	OP
Serial interface	Reset	Stopped*3	OP	OP
A/D	Reset	Stopped	OP	Stopped
LCD	Reset	OP *4	OP	OP
DTMF	Reset	Reset	Stopped	Reset
I/O	Reset*1	Retained	Retained	OP

Notes: OP implies in operation.

- 1. Output pins are at high impedance.
- 2. Subactive mode is an optional function specified on the function option list.
- 3. Transmission/Reception is activated if a clock is input in external clock mode. However, interrupts stop.
- 4. When a 32-kHz clock source is used.

Table 21 I/O Status in Low-Power Dissipation Modes

	O	Output		
	Standby Mode, Watch Mode	Stop Mode	Active Mode, Subactive Mode	
D <sub>0</sub> –D <sub>9</sub>	Retained	High impedance	Input enabled	
D <sub>10</sub> -D <sub>11</sub>	_	_	Input enabled	
R0-R7	Retained or output of peripheral functions	High impedance	Input enabled	




Figure 14 MCU Status Transitions

**Standby Mode:** In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops.

The MCU enters standby mode when the SBY instruction is executed in active mode.

Standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1, the interrupt is then processed; if it is 0, the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 15.




Figure 15 MCU Operation Flowchart

**Stop Mode:** In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The  $OSC_1$  and  $OSC_2$  oscillator stops. For the X1 and X2 oscillator to operate or stop can be selected by setting bit 3 of the system clock select register (SSR: \$029; operating: SSR3 = 0, stop: SSR3 = 1) (figure 27). The MCU enters stop mode if the STOP instruction is executed in active mode when bit 3 of timer mode register A (TMA: \$008) is set to 0 (TMA3 = 0) (figure 44).

Stop mode is terminated by a RESET input or a  $\overline{STOPC}$  input as shown in figure 16. RESET or  $\overline{STOPC}$  must be applied for at least one  $t_{RC}$  to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents before entering stop mode are retained, but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.




Figure 16 Timing of Stop Mode Cancellation

**Watch Mode:** In watch mode, the clock function (timer A) using the X1 and X2 oscillator and the LCD function operate, but other function operations stop. Therefore, the power dissipation in this mode is the second least to stop mode, and this mode is convenient when only clock display is used. In this mode, the  $OSC_1$  and  $OSC_2$  oscillator stops, but the X1 and X2 oscillator operates. The MCU enters watch mode if the STOP instruction is executed in active mode when TMA3 = 1, or if the STOP or SBY instruction is executed in subactive mode.

Watch mode is terminated by a RESET input or a timer-A/ $\overline{INT_0}$  interrupt request. For details of RESET input, refer to the Stop Mode section. When terminated by a timer-A/ $\overline{INT_0}$  interrupt request, the MCU enters active mode if LSON = 0, or subactive mode if LSON = 1. After an interrupt request is generated, the time required to enter active mode is  $t_{RC}$  for a timer A interrupt, and  $T_X$  (where  $T + t_{RC} < T_X < 2T + t_{RC}$ ) for an  $\overline{INT_0}$  interrupt, as shown in figures 17 and 18.

Operation during mode transition is the same as that at standby mode cancellation (figure 15).

**Subactive Mode:** The OSC<sub>1</sub> and OSC<sub>2</sub> oscillator stops and the MCU operates with a clock generated by the X1 and X2 oscillator. In this mode, functions except the A/D conversion operate. However, because the operating clock is slow, the power dissipation becomes low, next to watch mode.

The CPU instruction execution speed can be selected as 244 µs or 122 µs by setting bit 2 (SSR2) of the system clock select register (SSR: \$029). Note that the SSR2 value must be changed in active mode. If the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of the low speed on flag (LSON: \$020, bit 0) and the direct transfer on flag (DTON: \$020, bit 3).

Subactive mode is an optional function that the user must specify on the function option list.

**Interrupt Frame:** In watch and subactive modes,  $\phi_{CLK}$  is applied to timer A and the  $\overline{INT}_0$  circuit. Prescaler W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: \$00C) (figure 18).

In watch and subactive modes, the timer- $A/\overline{INT}_0$  interrupt is generated synchronously with the interrupt frame. The interrupt request is generated synchronously with the interrupt strobe timing except during transition to active mode. The falling edge of the  $\overline{INT}_0$  signal is input asynchronously with the interrupt frame timing, but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe timing.




Figure 17 Interrupt Frame

**Direct Transition from Subactive Mode to Active Mode:** Available by controlling the direct transfer on flag (DTON: \$020, bit 3) and the low speed on flag (LSON: \$020, bit 0). The procedures are described below:

- Set LSON to 0 and DTON to 1 in subactive mode.
- Execute the STOP or SBY instruction.
- The MCU automatically enters active mode from subactive mode after waiting for the MCU internal processing time and oscillation stabilization time (figure 19).

Notes: 1. The DTON flag can be set only in subactive mode. It is always reset in active mode.

2. The transition time (T<sub>D</sub>) from subactive mode to active mode:

$$t_{RC} < T_D < T + t_{RC}$$

Bit	3	2	1	0		
Initial value	0	0	0	0		
Read/Write	W	W	W	W		
Bit name	MIS3	MIS2	MIS1	MIS0		
MIS3 N	IIS2	MIS1	MIS0	T*1	t <sub>RC</sub> *1	Oscillation circuit conditions
Buffer contro	l. –	0	0	0.24414 ms	0.12207 ms	External clock input
Refer to figur	e 41.				0.24414 ms*2	
		0	1	15.625 ms	7.8125 ms	Ceramic oscillator
		1	0	62.5 ms	31.25 ms	Crystal oscillator
		1	1	Not used	Not used	

Figure 18 Miscellaneous Register (MIS)




Figure 19 Direct Transition Timing

Stop Mode Cancellation by  $\overline{STOPC}$ : The MCU enters active mode from stop mode by inputting  $\overline{STOPC}$  as well as by RESET. In either case, the MCU starts instruction execution from the starting address (address 0) of the program. However, the value of the RAM enable flag (RAME: \$021, bit 3) differs between cancellation by  $\overline{STOPC}$  and by RESET. When stop mode is cancelled by RESET, RAME = 0; when cancelled by  $\overline{STOPC}$ , RAME = 1. RESET can cancel all modes, but  $\overline{STOPC}$  is valid only in stop mode;  $\overline{STOPC}$  input is ignored in other modes. Therefore, when the program requires to confirm that stop mode has been cancelled by  $\overline{STOPC}$  (for example, when the RAM contents before entering stop mode is used after transition to active mode), execute the TEST instruction to the RAM enable flag (RAME) at the beginning of the program.

**MCU Operation Sequence:** The MCU operates in the sequence shown in figures 20 to 22. It is reset by an asynchronous RESET input, regardless of its status.

The low-power mode operation sequence is shown in figure 22. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 20 MCU Operating Sequence (Power On)




Figure 21 MCU Operating Sequence (MCU Operation Cycle)




Figure 22 MCU Operating Sequence (Low-Power Mode Operation)

Notes: 1. When watch or subactive mode on HD404629R Series/HD4074629 is used and the LCD function is off in that mode, the watch mode or subactive mode current is larger, and consequently the following settings should be made.

Perform the following writes in the order shown before the transition to watch mode (before execution of the STOP instruction):

Write \$0 to LCR Write \$3 to LMR

Also, when returning to active mode from watch mode or subactive mode, perform the following writes in the order shown:

Write a value appropriate to the conditions of use to LMR

Write a value appropriate to the conditions of use to LCR

A sample programming flowchart for the above procedures is shown in figure 23.




Figure 23 Programming Flowchart (LCD Display Off in Watch or Subactive Mode)

Notes: 2. When the MCU is in watch mode or subactive mode, if the high level period before the falling edge of  $\overline{\text{INT}}_0$  is shorter than the interrupt frame,  $\overline{\text{INT}}_0$  is not detected. Also, if the low level period after the falling edge of  $\overline{\text{INT}}_0$  is shorter than the interrupt frame,  $\overline{\text{INT}}_0$  is not detected.

Edge detection is shown in figure 24. The level of the  $\overline{INT}_0$  signal is sampled by a sampling clock. When this sampled value changes to low from high, a falling edge is detected.

In figure 25, the level of the  $INT_0$  signal is sampled by an interrupt frame. In (a) the sampled value is low at point A, and also low at point B. Therefore, a falling edge is not detected. In (b), the sampled value is high at point A, and also high at point B. A falling edge is not detected in this case either.

When the MCU is in watch mode or subactive mode, keep the high level and low level period of  $\overline{INT}_0$  longer than interrupt frame.




Figure 24 Edge Detection




Figure 25 Sampling Example

#### **Internal Oscillator Circuit**

A block diagram of the clock generation circuit is shown in figure 26. As shown in table 22, a ceramic oscillator can be connected to  $OSC_1$  and  $OSC_2$ , and a 32.768-kHz oscillator can be connected to X1 and X2. The system oscillator can also be operated by an external clock. Bit 0 and 1 (SSR1) of the system clock select register (SSR: \$029) must be set according to the frequency of the oscillator connected to  $OSC_1$  and  $OSC_2$  (figure 27).

Note: If the system clock select register (SSR: \$029) setting does not match the oscillator frequency, DTMF generator and subsystems using the 32.768-kHz oscillation will malfunction.




Figure 26 Clock Generation Circuit

select reg	gister (SS	R: \$029)	
3	2	1	0
0	0	0	0
W	W	W	W
SSR3	SSR2	SSR1	SSR0
	3 0 W	3 2 0 0 W W	0 0 0 W W W

SSR3	32-kHz oscillation stop
0	Oscillation operates in stop mode
1	Oscillation stops in stop mode
SSR2	32-kHz oscillation division ratio selection
<b>SSR2</b>	02 11112 000111111111111111111111111111
<b>SSR2</b> 0 1	ratio selection

SSR1	SSR0	System clock selection
0	0	400 kHz
0	1	800 kHz
1	0	2 MHz
1	1	4 MHz

Note: SSR3 is cleared only by a RESET input. SSR3 will not be cleared by a STOPC input during stop mode, and will retain its value.

SSR3 will also not be cleared upon entering stop mode.

Figure 27 System Clock Select Register (SSR)




Figure 28 Typical Layouts of Crystal and Ceramic Oscillator

**Table 22 Oscillator Circuit Examples** 

#### **Circuit Configuration Circuit Constants** External clock External operation OSC<sub>1</sub> oscillator OSC<sub>2</sub> Open Ceramic oscillator Ceramic oscillator: CSB400P22 (Murata) $C_1$ CSB400P (Murata) (OSC<sub>1</sub>, OSC<sub>2</sub>) OSC<sub>1</sub> $R_f = 1 M\Omega \pm 20\%$ Ceramic $C1 = C2 = 220 pF \pm 5\%$ R<sub>f</sub>≨ oscillator OSC<sub>2</sub> Ceramic oscillator: CSB800J122 (Murata), $C_2$ CSB800J (Murata) 7/7 $R_f = 1 M\Omega \pm 20\%$ GND $C_1 = C_2 = 220 \text{ pF} \pm 5\%$ Ceramic oscillator: CSA2.00MG (Murata) $R_f = 1 M\Omega \pm 20\%$ $C_1 = C_2 = 30 \text{ pF} \pm 20\%$ Ceramic oscillator: CSA4.00MG (Murata) $R_f = 1 M\Omega \pm 20\%$ $C_1 = C_2 = 30 \text{ pF} \pm 20\%$ $C_1$ Crystal oscillator $R_f = 1 M\Omega \pm 20\%$ OSC<sub>1</sub> $C_1 = C_2 = 10 \text{ to } 22pF \pm 20\%$ (OSC<sub>1</sub>, OSC<sub>2</sub>) $R_{\mathsf{f}}$ Crystal oscillator = 41 Crystal: Equivalent circuit at left OSC<sub>2</sub> $C_2$ $C_0 = 7pF max$ 7/7 $R_S = 100\Omega \text{ max}$ GND f = 400kHz, 800kHz, 2MHz, 4MHz $\mathsf{C}_\mathsf{S}$ $\mathsf{R}_\mathsf{S}$ OSC<sub>2</sub> OSC<sub>1</sub> $C_0$ Crystal oscillator $C_1$ Crystal oscillator: 32.768 kHz: MX38T X1 (Nippon Denpa) (X1, X2)Crystal $C_1 = C_2 = 20 \text{ pF} \pm 20\%$ oscillator $R_s$ : 14 $k\Omega$ X2 C<sub>0</sub>: 1.5 pF $C_2$ TT GND C<sub>S</sub> R<sub>S</sub> - X2

 $C_0$ 

Notes: 1. Circuit constants differ by the different types of crystal oscillators, ceramic oscillators, and with the stray capacitance of the board, so consult the manufacturer of the oscillator to determine the circuit parameters.

- 2. The wiring between the OSC<sub>1</sub>, OSC<sub>2</sub> (X1 and X2 pins), and the other elements should be as short as possible, and must not cross other wiring. Refer to figure 28.
- 3. If not using a 32.768-kHz crystal oscillator, fix the X1 pin to  $V_{cc}$  and leave the X2 pin open.

### Input/Output

The MCU has 42 input/output pins ( $D_0$ – $D_9$ ,  $R0_0$ – $R7_3$ ) and 2 input pins ( $D_{10}$ ,  $D_{11}$ ). The features are described below.

- Ten pins (D<sub>0</sub>–D<sub>9</sub>) are high-current input/output pins.
- The D<sub>10</sub> and D<sub>11</sub>, and R0<sub>0</sub>–R7<sub>3</sub> input/output pins are multiplexed with peripheral function pins such as for the timers or serial interface. For these pins, the peripheral function setting is done prior to the D or R port setting. Therefore, when a peripheral function is selected for a pin, the pin function and input/output selection are automatically switched according to the setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are CMOS output pins. Only the R2<sub>3</sub>/SO pin can be set to NMOS opendrain output by software.
- In stop mode, the MCU is reset, and therefore peripheral function selection is cancelled. Input/output pins are in high-impedance state.
- Each input/output pin has a built-in pull-up MOS, which can be individually turned on or off by software.

I/O buffer configuration is shown in figure 29, programmable I/O circuits are listed in table 23, and I/O pin circuit types are shown in table 24.

Table 23 Programmable I/O Circuits

MIS3 (bit 3 of	MIS)		(	0			1	I	
DCD, DCR		C	)	1	I	(	)	1	I
PDR		0	1	0	1	0	1	0	1
CMOS buffer	PMOS	_	_	_	On	_	_	_	On
	NMOS	_	_	On	_	_	_	On	_
Pull-up MOS		_	_	_	_	_	On	_	On

Note: — indicates off status.






Figure 29 I/O Buffer Configuration

Table 24 Circuit Configurations of I/O Pins



**Table 24 Circuit Configurations of I/O Pins (cont)** 



Notes: 1. The MCU is reset in stop mode, and peripheral function selection is cancelled. The HLT signal becomes low, and input/output pins enter high-impedance state.

2. The HLT signal is 1 in watch and subactive modes.

**D Port** ( $D_0$ – $D_{11}$ ): Consist of 10 input/output pins and 2 input pins addressed by one bit.  $D_0$ – $D_9$  are high-current I/O pins, and  $D_{10}$  and  $D_{11}$  are input-only pins.

Pins  $D_0$ – $D_9$  are set by the SED and SEDD instructions, and reset by the RED and REDD instructions. Output data is stored in the port data register (PDR) for each pin. All pins  $D_0$ – $D_{11}$  are tested by the TD and TDD instructions.

The on/off statuses of the output buffers are controlled by D-port data control registers (DCD0–DCD2: \$02C–\$02E) that are mapped to memory addresses (figure 30).

Pins  $D_{10}$  and  $D_{11}$  are multiplexed with peripheral function pins  $\overline{STOPC}$  and  $\overline{INT_0}$ , respectively. The peripheral function modes of these pins are selected by bits 2 and 3 (PMRC2, PMRC3) of port mode register C (PMRC: \$025) (figure 31).

**R Ports** (**R0**<sub>0</sub>–**R7**<sub>3</sub>): 32 input/output pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R-port data control registers (DCR0–DCR7: \$030–\$037) that are mapped to memory addresses (figure 30).

Pins  $R0_0$ – $R0_3$  are multiplexed with peripheral pins  $\overline{INT}_1$ – $INT_4$ , respectively. The peripheral function modes of these pins are selected by bits 0–3 (PMRB0–PMRB3) of port mode register B (PMRB: \$024) (figure 32).

Pins R1<sub>0</sub>–R1<sub>2</sub> are multiplexed with peripheral pins TOB, TOC, and TOD, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (TMB20, TMB21) of timer mode register B2 (TMB2: \$013), bits 0–2 (TMC20–TMC22) of timer mode register C2 (TMC2: \$014), and bits 0–3 (TMD20–TMD23) of timer mode register D2 (TMD2: \$015) (figures 33, 34, and 35).

Pins R1<sub>3</sub> and R2<sub>0</sub> are multiplexed with peripheral pins  $\overline{\text{EVNB}}$  and EVND, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (PMRC0, PMRC1) of port mode register C (PMRC: \$025) (figure 31).

Pins R2<sub>1</sub>–R2<sub>3</sub> are multiplexed with peripheral pins  $\overline{SCK}$ , SI, and SO, respectively. The peripheral function modes of these pins are selected by bit 3 (SMRA3) of serial mode register A (SMRA: \$005), and bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004), as shown in figures 36 and 37.

Ports R3 and R4 are multiplexed with segment pins SEG1–SEG8, respectively. The function modes of these pins can be selected by individual pins, by setting LCD output registers 1 and 2 (LOR1, LOR2: \$01D, \$01F) (figures 38 and 39).

Ports R5–R7 are multiplexed with segment pins SEG9–SEG20, respectively. The function modes of these pins can be selected in 4-pin units by setting LCD output register 3 (LOR3: \$01F) (figure 40).

Data control r	-	(DCD0 to (DCR0 to	•	. ,
DCD0, DCD1				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	DCD03, DCD13	DCD02, DCD12	DCD01, DCD11	DCD00, DCD10
DCD2				
Bit	3	2	1	0
Initial value	_	_	0	0
Read/Write	_		W	W
Bit name	Not used	Not used	DCD21	DCD20
DCR0 to DCR	7			
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	DCR03- DCR73	DCR02- DCR72	DCR01- DCR71	DCR00- DCR70
All Bits	CMOS Bu	ffer On/Of	f Selectio	n
0	Off (high-in	npedance)	)	
1 (	On			

Correspondence between ports and DCD/DCR bits

Register Name	Bit 3	Bit 2	Bit 1	Bit 0	
DCD0	$D_3$	$D_2$	D <sub>1</sub>	D <sub>o</sub>	
DCD1	D <sub>7</sub>	$D_6$	$D_{\scriptscriptstyle{5}}$	$D_4$	
DCD2	_	_	D <sub>9</sub>	D <sub>8</sub>	
DCR0	R0 <sub>3</sub>	R0 <sub>2</sub>	R0₁	R0₀	
DCR1	R1 <sub>3</sub>	R1 <sub>2</sub>	R1₁	R1 <sub>0</sub>	
DCR2	R2 <sub>3</sub>	R2 <sub>2</sub>	R2 <sub>1</sub>	R2 <sub>0</sub>	
DCR3	R3 <sub>3</sub>	R3 <sub>2</sub>	R3 <sub>1</sub>	R3 <sub>0</sub>	
DCR4	R4 <sub>3</sub>	R4 <sub>2</sub>	R4 <sub>1</sub>	R4 <sub>0</sub>	
DCR5	R5 <sub>3</sub>	R5 <sub>2</sub>	R5₁	R5 <sub>o</sub>	
DCR6	R6 <sub>3</sub>	R6 <sub>2</sub>	R6 <sub>1</sub>	R6 <sub>o</sub>	
DCR7	R7 <sub>3</sub>	R7 <sub>2</sub>	R7 <sub>1</sub>	R7 <sub>0</sub>	

Figure 30 Data Control Registers (DCD, DCR)

Port mode	reg	jister C (F	MRC: \$0	25)		
Bit		3	2	1	0	
Initial value		0	0	0	0	
Read/Write		W	W	W	W	
Bit name		PMRC3	PMRC2*	PMRC1	PMRC0	
PMRC3	D	<sub>11</sub> /INT <sub>0</sub> m	ode selec	tion	PMRC0	)
0	D.	11			0	

PMRC3	D <sub>11</sub> /INT <sub>0</sub> mode selection	PMRC0	R1 <sub>3</sub> /EVNB mode selection
0	D <sub>11</sub>	0	R1 <sub>3</sub>
1	ĪNT <sub>0</sub>	1	EVNB

PMRC2	D <sub>10</sub> /STOPC mode selection	PMRC1	R2 <sub>0</sub> /EVND mode selection
0	D <sub>10</sub>	0	R2 <sub>0</sub>
1	STOPC	1	EVND

Note: \*PMRC2 is reset to 0 only by RESET input. When STOPC is input in stop mode, PMRC2 is not reset but retains its value.

Figure 31 Port Mode Register C (PMRC)

Bit	3	2	1	0	
Initial value	0	0	0	0	
Read/Write	W	W	W	W	
Bit name	PMRB3	PMRB2	PMRB1	PMRB0	
PMRB3	R0 <sub>3</sub> /INT <sub>4</sub> m	ode selec	tion	PMRBO	R0 <sub>0</sub> /INT <sub>1</sub> mode selection
0	R0 <sub>3</sub>			0	R0 <sub>0</sub>
1	INT <sub>4</sub>			1	ĪNT <sub>1</sub>
PMRB2	R0 <sub>2</sub> /INT <sub>3</sub> m	ode selec	tion	PMRB1	R0 <sub>1</sub> /INT <sub>2</sub> mode selection
0	R0 <sub>2</sub>			0	R0 <sub>1</sub>
	INT <sub>3</sub>			1	INT <sub>2</sub>

Figure 32 Port Mode Register B (PMRB)

#### Timer mode register B2 (TMB2: \$013) Bit 3 Initial value 0 0 Read/Write R/W R/W Bit name Not used Not used TMB21 TMB20 **TMB21** R<sub>10</sub>/TOB mode selection **TMB20** 0 $R1_0$ R<sub>10</sub> port 1 Toggle output TOB 1 0 TOB 0 output 1 TOB 1 output

Figure 33 Timer Mode Register B2 (TMB2)

Timer mo	de regis	er C2	(TMC2:	\$014)		
Bit		3	2	1	0	
Initial valu	e -	_	0	0	0	
Read/Writ	:e -	_	R/W	R/W	R/W	
Bit name	Not	used	TMC22	TMC21	TMC20	
TMC22	TMC21	тмс	20 R1	<sub>1</sub> /TOC m	node selecti	
0	0	0	R1	1 R	R1 <sub>1</sub> port	
		1	TC	C T	oggle output	
	1	0	TC	C 0	output	
		1	TC	C 1	output	
1	0	0	_	Ν	Not Used	
		1				
	1	0				
		1	TC	)C P	WM output	

Figure 34 Timer Mode Register C2 (TMC2)

Bit		3		2	1		0	
Initial value	e	0		0	0		0	
Read/Write	e ˈ	R/V	V R	/W	R/W	R	/W	
Bit name		TMD	)23 TM	D22	TMD2	1 TM	D20	
TMD23	ТМ	D22	TMD21	TM	ID20	R1 <sub>2</sub> /T	DD m	ode selection
0	(	0	0		0	R1 <sub>2</sub>	R1	<sub>2</sub> port
					1	TOD	То	ggle output
		•	1		0	TOD	0 c	output
					1	TOD	1 c	output
		1	0		0	_	No	t used
					1			
			1		0			
					1	TOD	PV	VM output
1	,	×	×		X	R1 <sub>2</sub>	Inr	out capture (R1 <sub>2</sub> port)

Figure 35 Timer Mode Register D2 (TMD2)

Bit	3	2	1	0				
Initial value	0	0	0	0				
Read/Write	W	W	W	W				
Bit name	SMRA3	SMRA	2 SMRA	A1 SMR	40			
								D
SMRA3	R2 <sub>1</sub> /SCK mode selec	tion	SMRA2	SMRA1	SMRA0	SCK	Clock source	Prescaler division ratio
0	R2 <sub>1</sub>		0	0	0	Output	Prescaler	÷2048
1	SCK				1	Output	Prescaler	÷512
				1	0	Output	Prescaler	÷128
					1	Output	Prescaler	÷32
		_	1	0	0	Output	Prescaler	÷8
					1	Output	Prescaler	÷2
				1	0	Output	System clock	_

Figure 36 Serial Mode Register A (SMRA)

#### Port mode register A (PMRA: \$004) Bit 3 1 0 Initial value 0 0 Read/Write W W Not used Not used PMRA1 Bit name PMRA0 PMRA1 R2<sub>2</sub>/SI mode selection PMRA0 R2<sub>3</sub>/SO mode selection 0 $R2_2$ 0 $R2_3$ 1 SI 1 SO

Figure 37 Port Mode Register A (PMRA)

LCD outp	ut re	egister 1 (	LOR1: \$0	(טדי)			
Bit		3	2	1		0	
Initial valu	е	0	0	0		0	
Read/Writ	е	W	W	W	'	W	
Bit name		LOR13	LOR12	LOR	11	LOR1	0
<b>LOR13</b>	R3	3/SEG4 m	ode selec	tion	L	<b>OR11</b>	R3 <sub>1</sub> /SEG2 mode selection
1		:G4			_	1	SEG2
LOR12	R3	<sub>2</sub> /SEG3 m	ode selec	tion	L	OR10	R3 <sub>0</sub> /SEG1 mode selection
	R3	2				0	R3 <sub>0</sub>
0							

Figure 38 LCD Output Register 1 (LOR1)

LCD output	register 2 (	LOR2: \$0	1E)		
Bit	3	2	1	0	_
Initial value	0	0	0	0	
Read/Write	W	W	W	W	_
Bit name	LOR23	LOR22	LOR2	1 LOR20	)
	R4 <sub>3</sub> /SEG8 m	ode selec	tion	LOR21	R4 <sub>1</sub> /SEG6 mode selection
0	R4 <sub>3</sub>			0	R4 <sub>1</sub>
1	SEG8			1	SEG6
LOR22	R4 <sub>2</sub> /SEG7 m	ode selec	tion	LOR20	R4 <sub>0</sub> /SEG5 mode selection
0	R4 <sub>2</sub>			0	R4 <sub>0</sub>

Figure 39 LCD Output Register 2 (LOR2)

LCD outpu	ut re	egister 3 (L	OR3: \$0	1F)			
Bit		3	2	1	0	_	
Initial value	)	_	0	0	0		
Read/Write	)	_	W	W	W	_	
Bit name		Not used	LOR32	LOR31	LOR30		
LOR32	R7	<sub>0</sub> /SEG17–R	7 <sub>3</sub> /SEG20	mode sel	ection	LOR31	R6 <sub>0</sub> /SEG13–R6 <sub>3</sub> /SEG16 mode selection
0	R7	<sub>0</sub> to R7 <sub>3</sub>				0	R6 <sub>0</sub> to R6 <sub>3</sub>
1	SE	G17–SEG2	0			1	SEG13-SEG16
						LOR30	R5 <sub>0</sub> /SEG9–R5 <sub>3</sub> /SEG12 mode selection
						0	R5 <sub>0</sub> to R5 <sub>3</sub>
						1	SEG9-SEG12

Figure 40 LCD Output Register 3 (LOR3)

**Pull-Up MOS Transistor Control:** A program-controlled pull-up MOS transistor is provided for each input/output pin other than input-only pins  $D_{10}$  and  $D_{11}$ . The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: \$00C), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin—enabling on/off control of that pin alone (table 23 and figure 41).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to  $V_{CC}$  to prevent LSI malfunctions due to noise. These pins must either be pulled up to  $V_{CC}$  by their pull-up MOS transistors or by resistors of about  $100 \text{ k}\Omega$ .




Figure 41 Miscellaneous Register (MIS)

#### **Prescalers**

The MCU has the following two prescalers, S and W.

The prescalers operating conditions are listed in table 25, and the prescalers output supply is shown in figure 42. The timers A–D input clocks except external events, the serial transmit clock except the external clock, and the LCD circuit operating clock are selected from the prescaler outputs, depending on corresponding mode registers.

#### **Prescaler Operation**

**Prescaler S:** 11-bit counter that inputs the system clock signal. After being reset to \$000 by MCU reset, prescaler S divides the system clock. Prescaler S keeps counting, except in watch and subactive modes and at MCU reset.

**Prescaler W:** Five-bit counter that inputs the X1 input clock signal (32-kHz crystal oscillation) divided by eight. After being reset to \$00 by MCU reset, prescaler W divides the input clock. Prescaler W can be reset by software.

**Table 25 Prescaler Operating Conditions** 

Prescaler	Input Clock	Reset Conditions	Stop Conditions
Prescaler S	System clock (in active and standby mode), Subsystem clock (in subactive mode)	MCU reset	MCU reset, stop mode, watch mode
Prescaler W	32-kHz crystal oscillation	MCU reset, software	MCU reset, stop mode




Figure 42 Prescaler Output Supply

#### **Timers**

The MCU has four timer/counters (A to D).

- Timer A: Free-running timer
- Timer B: Multifunction timer
- Timer C: Multifunction timer
- Timer D: Multifunction timer

Timer A is an 8-bit free-running timer. Timers B–D are 8-bit multifunction timers, whose functions are listed in table 26. The operating modes are selected by software.

**Table 26 Timer Functions** 

Functions		Timer A	Timer B	Timer C	Timer D
Clock	Prescaler S	Available	Available	Available	Available
source	Prescaler W	Available	_	_	_
	External event	_	Available	_	Available
Timer	Free-running	Available	Available	Available	Available
functions	Time-base	Available	_	_	_
	Event counter	_	Available	_	Available
	Reload	_	Available	Available	Available
	Watchdog	_	_	Available	_
	Input capture	_	_	_	Available
Timer	Toggle	_	Available	Available	Available
outputs	0 output	_	Available	Available	Available
	1 output	_	Available	Available	Available
	PWM	_	_	Available	Available

Note: — implies not available.

#### Timer A

**Timer A Functions:** Timer A has the following functions.

- Free-running timer
- · Clock time-base

The block diagram of timer A is shown in figure 43.




Figure 43 Block Diagram of Timer A

#### **Timer A Operations:**

- Free-running timer operation: The input clock for timer A is selected by timer mode register A (TMA: \$008).
- Timer A is reset to \$00 by MCU reset and incremented at each input clock. If an input clock is applied to timer A after it has reached
- \$FF, an overflow is generated, and timer A is reset to \$00. The overflow sets the timer A interrupt request flag (IFTA: \$001, bit 2). Timer A continues to be incremented after reset to \$00, and therefore it generates regular interrupts every 256 clocks.
- Clock time-base operation: Timer A is used as a clock time-base by setting bit 3 (TMA3) of timer mode register A (TMA: \$008) to 1. The prescaler W output is applied to timer A, and timer A generates interrupts at the correct timing based on the 32.768-kHz crystal oscillation. In this case, prescaler W and timer A can be reset to \$00 by software.

**Registers for Timer A Operation:** Timer A operating modes are set by the following registers.

• Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A's operating mode and input clock source as shown in figure 44.

Timer mode re	egister A	(TMA: \$0	08)	
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	TMA3	TMA2	TMA1	TMA0

ТМАЗ	TMA2	TMA1	TMA0	Source prescaler	Input clock frequency	Operating mode
0	0	0	0	PSS	2048t <sub>cyc</sub>	Timer A mode
			1	PSS	1024t <sub>cyc</sub>	_
		1	0	PSS	512t <sub>cyc</sub>	_
			1	PSS	128t <sub>cyc</sub>	_
	1	0	0	PSS	32t <sub>cyc</sub>	_
			1	PSS	8t <sub>cyc</sub>	_
		1	0	PSS	4t <sub>cyc</sub>	_
			1	PSS	2t <sub>cyc</sub>	
1	0	0	0	PSW	32t <sub>Wcyc</sub>	Time-base mode
			1	PSW	16t <sub>Wcyc</sub>	- mode
		1	0	PSW	8t <sub>Wcyc</sub>	_
			1	PSW	2t <sub>Wcyc</sub>	_
	1	0	0	_	1/2t <sub>Wcyc</sub>	_
			1	_	Not used	_
		1	Χ	_	Reset PS	W and TCA

#### X: Don't care

Note: 1.  $t_{Wcvc}$  = 244.14 µs (when a 32.768-kHz crystal oscillator is used)

- 2. Timer counter overflow output period (seconds) = input clock period (seconds)  $\times$  256.
- 3. If PSW of TCA reset is selected while the LCD is operating, LCD operation halts (power switch goes off and all SEG and COM pins are grounded).
  When an LCD is connected for display, the PSW and TCA reset periods must be set in the program to the minimum.
- The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Figure 44 Timer Mode Register A (TMA)

#### Timer B

**Timer B Functions:** Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, and 1 outputs)

The block diagram of timer B is shown in figure 45.




Figure 45 Block Diagram of Timer B

#### **Timer B Operations:**

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register B1 (TMB1: \$009).
  - Timer B is initialized to the value set in timer write register B (TWBL: \$00A, TWBU: \$00B) by software and incremented by one at each clock input. If an input clock is applied to timer B after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer B is initialized to its initial value set in timer write register B; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.
  - The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0). IFTB is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- External event counter operation: Timer B is used as an external event counter by selecting external
  event input as input clock source. In this case, pin R1<sub>3</sub>/EVNB must be set to EVNB by port mode
  register C (PMRC: \$025).
  - Timer B is incremented by one at each falling edge of signals input to pin  $\overline{\text{EVNB}}$ . The other operation is basically the same as the free-running/reload timer operation.
- Timer output operation: The following three output modes can be selected for timer B by setting timer mode register B2 (TMB2: \$013).
  - Toggle
  - 0 output
  - 1 output

By selecting the timer output mode, pin R1<sub>0</sub>/TOB is set to TOB. The output from TOB is reset low by MCU reset.

- Toggle output: When toggle output mode is selected, the output level is inverted if a clock is input after timer B has reached \$FF. By using this function and reload timer function, clock signals can be output at a required frequency for the buzzer. The output waveform is shown in figure 46.
- 0 output: When 0 output mode is selected, the output level is pulled low if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is high.
- 1 output: When 1 output mode is selected, the output level is set high if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is low.




Figure 46 Timer Output Waveform

**Registers for Timer B Operation:** By using the following registers, timer B operation modes are selected and the timer B count is read and written.

- Timer mode register B1 (TMB1: \$009)
- Timer mode register B2 (TMB2: \$013)
- Timer write register B (TWBL: \$00A, TWBU: \$00B)
- Timer read register B (TRBL: \$00A, TRBU: \$00B)
- Port mode register C (PMRC: \$025)
- Timer mode register B1 (TMB1: \$009):

Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 47. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register B1 write instruction. Setting timer B's initialization by writing to timer write register B (TWBL: \$00A, TWBU: \$00B) must be done after a mode change becomes valid.

Bit	3	2	1	0		
Initial value	. 0	0	0	0		
Read/Write	W	W	W	W		
Bit name	TMB13	TMB12	TMB11	TMB10		
TMB13	Free-runnir timer selec		TMB12	2 TMB11	TMB10	Input clock period and input clock source
0	Free-running	g timer	0	0	0	2048t <sub>cyc</sub>
1	Reload time	r			1	512t <sub>cyc</sub>
			_	1	0	128t <sub>cyc</sub>
					1	32t <sub>cyc</sub>
			1	0	0	8t <sub>cyc</sub>
					1	4t <sub>cyc</sub>
				1	0	2t <sub>cyc</sub>
					1	R1 <sub>3</sub> /EVNB (external event input)

Figure 47 Timer Mode Register B1 (TMB1)

Timer mode	register B2	2 (TMB2: \$	\$013)					
Bit	3	2	1	0				
Initial value	_	_	0	0	TMB21	TMB20	R1 <sub>0</sub> /TC	B mode selection
Read/Write	_	_	R/W	R/W	0	0	R1 <sub>0</sub>	R1 <sub>0</sub> port
Bit name	Not used	Not used	TMB21	TMB20		1	ТОВ	Toggle output
					1	0	TOB	0 output
						1	TOB	1 output

Figure 48 Timer Mode Register B2 (TMB2)

- Timer mode register B2 (TMB2: \$013): Two-bit read/write register that selects the timer B output mode as shown in figure 48. It is reset to \$0 by MCU reset.
- Timer write register B (TWBL: \$00A, TWBU: \$00B): Write-only register consisting of the lower digit (TWBL) and the upper digit (TWBU) as shown in figures 49 and 50. The lower digit is reset to \$0 by MCU reset, but the upper digit value is invalid.

Timer B is initialized by writing to timer write register B. In this case, the lower digit (TWBL) must be written to first, but writing only to the lower digit does not change the timer B value. Timer B is initialized to the value in timer write register B at the same time the upper digit (TWBU) is written to. When timer write register B is written to again and if the lower digit value needs no change, writing only to the upper digit initializes timer B.

Timer write re	Timer write register B (lower digit) (TWBL: \$00A)					
Bit	3	2	1	0		
Initial value	0	0	0	0		
Read/Write	W	W	W	W		
Bit name	TWBL3	TWBL2	TWBL1	TWBL0		

Figure 49 Timer Write Register B Lower Digit (TWBL)

Timer write re	Timer write register B (upper digit) (TWBU: \$00B)						
Bit	3	2	1	0			
Initial value	Undefined	Undefined	Undefined	Undefined			
Read/Write	W	W	W	W			
Bit name	TWBU3	TWBU2	TWBU1	TWBU0			

Figure 50 Timer Write Register B Upper Digit (TWBU)

• Timer read register B (TRBL: \$00A, TRBU: \$00B): Read-only register consisting of the lower digit (TRBL) and the upper digit (TRBU) that holds the count of the timer B upper digit (figures 51 and 52).

The upper digit (TRBU) must be read first. At this time, the count of the timer B upper digit is obtained, and the count of the timer B lower digit is latched to the lower digit (TRBL). After this, by reading TRBL, the count of timer B when TRBU is read can be obtained.




Figure 51 Timer Read Register B Lower Digit (TRBL)




Figure 52 Timer Read Register B Upper Digit (TRBU)

• Port mode register C (PMRC: \$025): Write-only register that selects R1<sub>3</sub>/EVNB pin function as shown in figure 53. It is reset to \$0 by MCU reset.

Bit	3	2	1	0	
Initial value	0	0	0	0	
Read/Write	W	W	W	W	
Bit name	PMRC3	PMRC2	PMRC1	PMRC0	
PMRC3	D <sub>11</sub> /INT <sub>0</sub> mode selection		PMRC1	R2 <sub>0</sub> /EVND mode selection	
0	D <sub>11</sub>			0	R2 <sub>0</sub>
1	ĪNT <sub>0</sub>			1	EVND
PMRC2	D <sub>10</sub> /STOPC	mode se	lection	PMRC0	R1 <sub>3</sub> /EVNB mode selection
0	D <sub>10</sub>			0	R1 <sub>3</sub>

Figure 53 Port Mode Register C (PMRC)

#### Timer C

**Timer C Functions:** Timer C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle, 0, 1, and PWM outputs)

The block diagram of timer C is shown in figure 54.




Figure 54 Block Diagram of Timer C

#### **Timer C Operations:**

• Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C1 (TMC1: \$00D).

Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2). IFTC is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

- Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: \$020, bit 1) to 1. If a program routine runs out of control and an overflow is generated, the MCU is reset. Program run can be controlled by initializing timer C by software before it reaches \$FF.
- Timer output operation: The following four output modes can be selected for timer C by setting timer mode register C2 (TMC2: \$014).
  - Toggle
  - 0 output
  - 1 output
  - PWM output

By selecting the timer output mode, pin R1<sub>1</sub>/TOC is set to TOC. The output from TOC is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: When PWM output mode is selected, timer C provides the variable-duty pulse output function. The output waveform differs depending on the contents of timer mode register C1 (TMC1: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F). The output waveform is shown in figure 46.

**Registers for Timer C Operation:** By using the following registers, timer C operation modes are selected and the timer C count is read and written.

- Timer mode register C1 (TMC1: \$00D)
- Timer mode register C2 (TMC2: \$014)
- Timer write register C (TWCL: \$00E, TWCU: \$00F)
- Timer read register C (TRCL: \$00E, TRCU: \$00F)
- Timer mode register C1 (TMC1: \$00D): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 55. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C1 write instruction. Setting timer C's initialization by writing to timer write register C (TWCL: \$00E, TWCU: \$00F) must be done after a mode change becomes valid.

Bit		3	2	1		0			
Initial value	Э	0	0	0		0			
Read/Write	Э	W	W	W		W			
Bit name		TMC13	TMC12	TMC11	TM	IC10			
TMC13	Fre	ee-running	/reload tin	ner select	ion	TMC12	TMC11	TMC10	Input clock period
0	Fre	ee-running	timer			0	0	0	2048t <sub>cyc</sub>
1	Re	load timer						1	1024t <sub>cyc</sub>
							1	0	512t <sub>cyc</sub>
								1	128t <sub>cyc</sub>
						1	0	0	32t <sub>cyc</sub>
								1	8t <sub>cyc</sub>
							1	0	4t <sub>cyc</sub>
								1	2t <sub>cyc</sub>

Figure 55 Timer Mode Register C1 (TMC1)

- Timer mode register C2 (TMC2: \$014): Three-bit read/write register that selects the timer C output mode as shown in figure 56. It is reset to \$0 by MCU reset.
- Timer write register C (TWCL: \$00E, TWCU: \$00F): Write-only register consisting of the lower digit (TWCL) and the upper digit (TWCU). The operation of timer write register C is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).
- Timer read register C (TRCL: \$00E, TRCU: \$00F): Read-only register consisting of the lower digit (TRCL) and the upper digit (TRCU) that holds the count of the timer C upper digit. The operation of timer read register C is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).

Timer mode	register C2	(TMC2: \$	\$014)			
Bit	3	2	1	0		
Initial value	_	0	0	0		
Read/Write	_	R/W	R/W	R/W		
Bit name	Not used	TMC22	TMC21	TMC20		
		TMC22	TMC21	TMC20	R1₁/TC	C mode selection
		0	0	0	R1 <sub>1</sub>	R1 <sub>1</sub> port
				1	TOC	Toggle output
			1	0	TOC	0 output
				1	TOC	1 output
		1	0	0	_	Not used
				1	_	
			1	0	_	
				1	TOC	PWM output

Figure 56 Timer Mode Register C2 (TMC2)




Figure 57 Timer Write Register C Lower Digit (TWCL)




Figure 58 Timer Write Register C Upper Digit (TWCU)




Figure 59 Timer Read Register C Lower Digit (TRCL)




Figure 60 Timer Read Register C Upper Digit (TRCU)

#### Timer D

**Timer D Functions:** Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, 1, and PWM outputs)
- Input capture timer

The block diagram for each operation mode of timer D is shown in figures 61 and 62.

#### **Timer D Operations:**

 Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register D1 (TMD1: \$010).

Timer D is initialized to the value set in timer write register D (TWDL: \$011, TWDU: \$012) by software and incremented by one at each clock input. If an input clock is applied to timer D after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer D is initialized to its initial value set in timer write register D; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer D interrupt request flag (IFTD: \$003, bit 0). IFTD is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

• External event counter operation: Timer D is used as an external event counter by selecting the external event input as an input clock source. In this case, pin R2<sub>0</sub>/EVND must be set to EVND by port mode register C (PMRC: \$025).

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by detection edge select register 2 (ESR2: \$027). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be  $2t_{\rm cyc}$  or longer.

Timer D is incremented by one at each detection edge selected by detection edge select register 2 (ESR2: \$027). The other operation is basically the same as the free-running/reload timer operation.

Timer output operation: The following four output modes can be selected for timer D by setting timer mode register D2 (TMD2: \$015).

- Toggle
- 0 output
- 1 output
- PWM output

By selecting the timer output mode, pin  $R1_2/TOD$  is set to TOD. The output from TOD is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.

- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: The operation is basically the same as that of timer-C's PWM output.
- Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVND.

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by detection edge select register 2 (ESR2: \$027).

When a trigger edge is input to EVND, the count of timer D is written to timer read register D (TRDL: \$011, TRDU: \$012), and the timer D interrupt request flag (IFTD: \$003, bit 0) and the input capture status flag (ICSF: \$021, bit 0) are set. Timer D is reset to \$00, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer D, or if timer D generates an overflow, the input capture error flag (ICEF: \$021, bit 1) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0.

By selecting the input capture operation, pin  $R1_2/TOD$  is set to  $R1_2$  and timer D is reset to \$00.




Figure 61 Block Diagram of Timer D (Free-Running/Reload Timer)




Figure 62 Block Diagram of Timer D (Input Capture Timer)

**Registers for Timer D Operation:** By using the following registers, timer D operation modes are selected and the timer D count is read and written.

- Timer mode register D1 (TMD1: \$010)
- Timer mode register D2 (TMD2: \$015)
- Timer write register D (TWDL: \$011, TWDU: \$012)
- Timer read register D (TRDL: \$011, TRDU: \$012)

- Port mode register C (PMRC: \$025)
- Detection edge select register 2 (ESR2: \$027)
- Timer mode register D1 (TMD1: \$010): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 63. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register D1 (TMD1: \$010) write instruction. Setting timer D's initialization by writing to timer write register D (TWDL: \$011, TWDU: \$012) must be done after a mode change becomes valid.

When selecting the input capture timer operation, select the internal clock as the input clock source.




Figure 63 Timer Mode Register D1 (TMD1)

- Timer mode register D2 (TMD2: \$015): Four-bit read/write register that selects the timer D output mode and input capture operation as shown in figure 64. It is reset to \$0 by MCU reset.
- Timer write register D (TWDL: \$011, TWDU: \$012): Write-only register consisting of the lower digit (TWDL) and the upper digit (TWDU). The operation of timer write register D is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).
- Timer read register D (TRDL: \$011, TRDU: \$012): Read-only register consisting of the lower digit (TRDL) and the upper digit (TRDU). The operation of timer read register D is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).
  - When the input capture timer operation is selected and if the count of timer D is read after a trigger is input, either the lower or upper digit can be read first.

- Port mode register C (PMRC: \$025): Write-only register that selects R2<sub>0</sub>/EVND pin function as shown in figure 53. It is reset to \$0 by MCU reset.
- Detection edge select register 2 (ESR2: \$027): Write-only register that selects the detection edge of signals input to pin EVND as shown in figure 69. It is reset to \$0 by MCU reset.




Figure 64 Timer Mode Register D2 (TMD2)




Figure 65 Timer Write Register D Lower Digit (TWDL)




Figure 66 Timer Write Register D Upper Digit (TWDU)




Figure 67 Timer Read Register D Lower Digit (TRDL)




Figure 68 Timer Read Register D Upper Digit (TRDU)

Detection edg	e register	2 (ESR2:	\$027)	
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	ESR23	ESR22	ESR21	ESR20

ESR23	ESR22	EVND detection edge	ESR21	ESR20	INT <sub>4</sub> detection edge
0	0	No detection	0	0	No detection
	1	Falling-edge detection		1	Falling-edge detection
1	0	Rising-edge detection	1	0	Rising-edge detection
	1	Double-edge detection*		1	Double-edge detection*


Note: \* Both falling and rising edges are detected.

Figure 69 Detection Edge Select Register 2 (ESR2)

#### Note on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register untill the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 27. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

Table 27 PWM Output Following Update of Timer Write Register



#### **Serial Interfaces**

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
  - External clock
  - Internal prescaler output clock
  - System clock
- · Output level control in idle states

Five registers, an octal counter, and a multiplexer are also configured for the serial interface as follows.

- Serial data register (SRL: \$006, SRU: \$007)
- Serial mode register A (SMRA: \$005)
- Serial mode register B (SMRB: \$028)
- Miscellaneous register (MIS: \$00C)
- Octal counter (OC)
- Selector

The block diagram of the serial interface is shown in figure 70.




Figure 70 Block Diagram of Serial Interface

#### **Serial Interface Operation**

**Selecting and Changing the Operating Mode:** Table 28 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004) and serial mode register A (SMRA: \$005) settings; to change the operating mode, always initialize the serial interface internally by writing data to serial mode register A. Note that the serial interface is initialized by writing data to serial mode register A. Refer to the following Serial Mode Register A section for details.

**Pin Setting:** The R2<sub>1</sub>/ $\overline{SCK}$  pin is controlled by writing data to serial mode register A (SMRA: \$005). The R2<sub>2</sub>/SI and R2<sub>3</sub>/SO pins are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following Registers for Serial Interface section for details.

**Transmit Clock Source Setting:** The transmit clock source is set by writing data to serial mode register A (SMRA: \$005) and serial mode register B (SMRB: \$028). Refer to the following Registers for Serial Interface section for details.

**Data Setting:** Transmit data is set by writing data to the serial data register (SRL: \$006, SRU: \$007). Receive data is obtained by reading the contents of the serial data register. The serial data is shifted by the transmit clock and is input from or output to an external system.

The output level of the SO pin is invalid until the first data is output after MCU reset, or until the output level control in idle states is performed.

**Table 28 Serial Interface Operating Modes** 

SMRA	Р	MRA	
Bit 3	Bit 1	Bit 0	Operating Mode
1	0	0	Continuous clock output mode
		1	Transmit mode
	1	0	Receive mode
		1	Transmit/receive mode

**Transfer Control:** The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, and it increments at the rising edge of the transmit clock. When the eighth transmit clock signal is input or when serial transmission/receive is discontinued, the octal counter is reset to 000, the serial interrupt request flag (IFS: \$023, bit 2) is set, and the transfer stops.

When the prescaler output is selected as the transmit clock, the transmit clock frequency is selected as  $4t_{cyc}$  to  $8192t_{cyc}$  by setting bits 2 to 0 (SMRA2– SMRA0) of serial mode register A (SMRA: \$005) and bit 0 (SMRB0) of serial mode register B (SMRB: \$028) as listed in table 29.

Table 29 Serial Transmit Clock (Prescaler Output)

SMRB		SMRA			
Bit 0	Bit 2	Bit 1	Bit 0	Prescaler Division Ratio	Transmit Clock Frequency
0	0	0	0	÷ 2048	4096t <sub>cyc</sub>
			1	÷ 512	1024t <sub>cyc</sub>
		1	0	÷ 128	256t <sub>cyc</sub>
			1	÷ 32	64t <sub>cyc</sub>
	1	0	0	÷ 8	16t <sub>cyc</sub>
			1	÷2	4t <sub>cyc</sub>
1	0	0	0	÷ 4096	8192t <sub>cyc</sub>
			1	÷ 1024	2048t <sub>cyc</sub>
		1	0	÷ 256	512t <sub>cyc</sub>
			1	÷ 64	128t <sub>cyc</sub>
	1	0	0	÷ 16	32t <sub>cyc</sub>
			1	÷ 4	8t <sub>cyc</sub>

**Operating States:** The serial interface has the following operating states; transitions between them are shown in figure 71.

- STS wait state
- Transmit clock wait state
- Transfer state
- Continuous clock output state (only in internal clock mode)
- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 71). In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed (01, 11), the serial interface enters transmit clock wait state.
- Transmit clock wait state: Transmit clock wait state is between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock (02, 12) increments the octal counter, shifts the serial data register, and enters the serial interface in transfer state. However, note that if continuous clock output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters continuous clock output state (17).
  - The serial interface enters STS wait state by writing data to serial mode register A (SMRA: \$005) (04, 14) in transmit clock wait state.
- Transfer state: Transfer state is between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000, and the serial interface enters another state. When the STS instruction is executed (05, 15), transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.

In transfer state, writing data to serial mode register A (SMRA: \$005) (06, 16) initializes the serial interface, and STS wait state is entered.

If the state changes from transfer to another state, the serial interrupt request flag (IFS: \$023, bit 2) is set by the octal counter that is reset to 000.

Continuous clock output state (only in internal clock mode): Continuous clock output state is entered
only in internal clock mode. In this state, the serial interface does not transmit/
receive data but only outputs the transmit clock from the SCK pin.

When bits 1 and 0 (PMRA1, PMRA0) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters continuous clock output state. If serial mode register A (SMRA: \$005) is written to in continuous clock output mode (18), STS wait state is entered.




Figure 71 Serial Interface State Transitions

**Output Level Control in Idle States:** In idle states, that is, STS wait state and transmit clock wait state, the output level of the SO pin can be controlled by setting bit 1 (SMRB1) of serial mode register B (SMRB: \$028) to 0 or 1. The output level control example is shown in figure 72. Note that the output level cannot be controlled in transfer state.




Figure 72 Example of Serial Interface Operation Sequence

**Transmit Clock Error Detection (In External Clock Mode):** The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 73.




Figure 73 Transmit Clock Error Detection

If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000, the serial interrupt request flag (IFS: \$023, bit 2) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered. After the transfer completion processing is performed and IFS is reset, writing to serial mode register A (SMRA: \$005) changes the state from transfer to STS wait. At this time IFS is set again, and therefore the error can be detected.

#### Notes on Use:

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode register A (SMRA: \$005) again.
- Serial interrupt request flag (IFS: \$023, bit 2) set: If the state is changed from transfer to another by writing to serial mode register A (SMRA: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial interrupt request flag is not set. To set the serial interrupt request flag, serial mode register A write or STS instruction execution must be programmed to be executed after confirming that the SCK pin is at 1, that is, after executing the input instruction to port R2.

#### **Registers for Serial Interface**

The serial interface operation is selected, and serial data is read and written by the following registers.

- Serial Mode Register A (SMRA: \$005)
- Serial Mode Register B (SMRB: \$028)
- Serial Data Register (SRL: \$006, SRU: \$007)
- Port Mode Register A (PMRA: \$004)
- Miscellaneous Register (MIS: \$00C)

Serial Mode Register A (SMRA: \$005): This register has the following functions (figure 74).

- R2<sub>1</sub>/<del>SCK</del> pin function selection
- Transfer clock selection
- Prescaler division ratio selection
- Serial interface initialization

Serial mode register A (SMRA: \$005) is a 4-bit write-only register. It is reset to \$0 by MCU reset.

A write signal input to serial mode register A (SMRA: \$005) discontinues the input of the transmit clock to the serial data register and octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial interrupt request flag (IFS: \$023, bit 2) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the STS instruction must be executed at least two cycles after that.

Bit	_	3	2	1	0				
Initial value	,	0	0	0	0				
Read/Write	)	W	W	W	W				
Bit name		SMRA3	SMRA2	SMRA	1 SMR	40			
SMRA3		<sub>1</sub> /SCK de select	tion S	SMRA2	SMRA1	SMRA0	SCK	Clock source	Prescaler division ratio
0	R2	1		0	0	0	Output	Prescaler	Refer to
1	SC	K				1			table 29
					1	0			
			_			1			
				1	0	0			
						1			
					1	0	Output	System clock	_
						1	Input	External clock	

Figure 74 Serial Mode Register A (SMRA)

**Serial Mode Register B (SMRB: \$028):** This register has the following functions (figure 75).

- Prescaler division ratio selection
- Output level control in idle states

Serial mode register B is a 2-bit write-only register. It cannot be written during data transfer.

By setting bit 0 (SMRB0) of this register, the prescaler division ratio is selected. Only bit 0 (SMRB0) can be reset to 0 by MCU reset. By setting bit 1 (SMRB1), the output level of the SO pin is controlled in idle states. The output level changes at the same time that SMRB1 is written to.




Figure 75 Serial Mode Register B (SMRB)

**Serial Data Register (SRL: \$006, SRU: \$007):** This register has the following functions (figures 76 and 77).

- Transmission data write and shift
- Receive data shift and read

Writing data in this register is output from the SO pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI pin at the rising edge of the transmit clock. Input/output timing is shown in figure 78.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.




Figure 76 Serial Data Register (SRL)

#### Serial data register (upper digit) (SRU: \$007) Bit 3 2 0 Initial value Undefined Undefined Undefined Read/Write R/W R/W R/W R/W Bit name SR7 SR6 SR5 SR4

Figure 77 Serial Data Register (SRU)




Figure 78 Serial Interface Output Timing

Port Mode Register A (PMRA: \$004): This register has the following functions (figure 79).

- R2<sub>2</sub>/SI pin function selection
- R2<sub>3</sub>/SO pin function selection

Port mode register A (PMRA: \$004) is a 2-bit write-only register, and is reset to \$0 by MCU reset.

Bit	3	2	1	0	
Initial value	_	_	0	0	
Read/Write	_	_	W	W	
Bit name	Not used	Not used	PMRA1	PMRA0	
PMRA1	R2 <sub>2</sub> /SI mod	le selectic	on	PMRA0	R2 <sub>3</sub> /SO mode selection
0	R2 <sub>2</sub>			0	R2 <sub>3</sub>
1	SI			1	SO

Figure 79 Port Mode Register A (PMRA)

Miscellaneous Register (MIS: \$00C): This register has the following function (figure 80).

- R2<sub>3</sub>/SO pin PMOS control

Miscellaneous register (MIS: \$00C) is a 4-bit write-only register and is reset to \$0 by MCU reset.

Bit	3	2	1	0		
Initial value	0	0	0	0		
Read/Write	W	W	W	W		
Bit name	MIS3	MIS2	MIS1	MIS0		
MIS3	Pull-up MC	OS on/off	selection	MIS1	MIS0	t <sub>RC</sub>
0	Off			0	0	0.12207 ms
1	On					0.24414 ms
	D2 /C0 DW	IOS on/off	selection		1	7.8125 ms
MIS2			Selection			

Figure 80 Miscellaneous Register (MIS)

#### A/D Converter

The MCU has a built-in A/D converter that uses a successive approximation method with a resistor ladder. It can measure four analog inputs with 8-bit resolution. As shown in the block diagram of figure 81, the A/D converter has a 4-bit A/D mode register, a 1-bit A/D start flag, and a 4-bit plus 4-bit A/D data register.




Figure 81 Block Diagram of A/D Converter

**A/D Mode Register (AMR: \$016):** Four-bit write-only register which selects the A/D conversion period and indicates analog input pin information. Bit 0 of the A/D mode register selects the A/D conversion period, and bits 3 and 2 select a channel, as shown in figure 82.

D.:		_	•				
Bit		3	2	1	0		
Initial value		0	0	_	0		
Read/Write	V	Ν	W	_	W		
Bit name	ΑN	IR3	AMR2	Not used	AMR0		
AMR3	AMR2	Ana	alog inpu	t selection	AMR0	Conversion time	_
<b>AMR3</b>	<b>AMR2</b> 0	<b>Ana</b> AN <sub>0</sub>		t selection	<b>AMR0</b>	Conversion time	_
			0	t selection			- -
0	0	AN <sub>0</sub>	0	t selection		34t <sub>cyc</sub>	_ _ _

Figure 82 A/D Mode Register (AMR)

**A/D Data Register (ADRL: \$017, ADRU: \$018):** Eight-bit read-only register consisting of a 4-bit lower digit and 4-bit upper digit. This register is not cleared by reset. After the completion of A/D conversion, the resultant eight-bit data is held in this register until the start of the next conversion (figures 83, 84, and 85).




Figure 83 A/D Data Registers (ADRU, ADRL)

A/D data regis	ster (lowe	r digit) (A	DRL: \$01	7)
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	R	R	R	R
Bit name	ADRL3	ADRL2	ADRL1	ADRL0

Figure 84 A/D Data Register Lower Digit (ADRL)

A/D data regis	ter (uppe	r digit) (A	DRU: \$0°	18)
Bit	3	2	1	0
Initial value	1	0	0	0
Read/Write	R	R	R	R
Bit name	ADRU3	ADRU2	ADRU1	ADRU0

Figure 85 A/D Data Register Upper Digit (ADRU)

A/D Start Flag (ADSF: \$020, Bit 2): One-bit flag that initiates A/D conversion when set to 1. At the completion of A/D conversion, the converted data is stored in the A/D data register and the A/D start flag is cleared. Refer to figure 86.

Bit	3	2	1	0	
Initial value	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	
Bit name	DTON	ADSF	WDON	LSON	
	DTON				WDON
Refer to the modes	e description	n of opera	ting	Refe	r to the description of timers
	ADSF (A/D	start flag	)		LSON
1	A/D convers	ion starte	d	Refe	r to the description of operating
	A/D convers		- tl	mode	

Figure 86 A/D Start Flag (ADSF)

**Note on Use:** Use the SEM and SEMD instructions to write data to the A/D start flag (ADSF: \$020, bit 2), but make sure that the A/D start flag is not written to during A/D conversion. Data read from the A/D data register (ADRL: \$017, ADRU: \$018) during A/D conversion cannot be guaranteed.

The A/D converter does not operate in the stop, watch, and subactive modes because of the OSC clock. During these low-power dissipation modes, current through the resistor ladder is cut off to decrease the power input.

#### **DTMF Generation Circuit**

The MCU provides a dual-tone multifrequency (DTMF) generation circuit. The DTMF signal consists of two sine waves to access the switching system.

Figure 87 shows the DTMF keypad and frequencies. Each key enables tones to be generated corresponding to each frequency. Figure 88 shows a block diagram of the DTMF circuit.

The OSC clock (400 kHz, 800 kHz, 2 MHz, or 4 MHz) is changed into four clock signals through the division circuit (1/2, 1/5, and 1/10). The DTMF circuit uses one of the four clock signals, which is selected by the system clock select register (SSR: \$029) depending on the OSC clock frequency. The DTMF circuit has transformed programmable dividers, sine wave counters, and control registers.

The DTMF generation circuit is controlled by the following three registers.




Figure 87 DTMF Keypad and Frequencies




Figure 88 Block Diagram of DTMF Circuit

**Tone Generator Mode Register (TGM: \$019):** Four-bit write-only register, which controls output frequencies as shown in figure 89, and is reset to \$0 by MCU reset.

Bit	3		2	1	0			
Initial value	0		0	0	0			
Read/Write	W	,	W	W	W			
Bit name	TGN	И3	TGM2	TGM1	TGM	)		
TGM3 T	GM2	то	NEC outpu	ut frequen	cies _	TGM1	TGM0	TONER output frequencies
<b>TGM3 T</b>	<b>GM2</b>		<b>NEC outp</b>	-	cies _	<b>TGM1</b>	<b>TGM0</b>	TONER output frequencies
		f <sub>C1</sub>	<u> </u>	)	cies _			<u> </u>
0	0	f <sub>C1</sub>	(1,209 Hz)	)	cies _	0	0	f <sub>R1</sub> (697 Hz)

Figure 89 Tone Generator Mode Register (TGM)

**Tone Generator Control Register (TGC: \$01A):** Three-bit write-only register, which controls the start/stop of the DTMF signal output as shown in figure 90, and is reset to \$0 by MCU reset. TONER and TONEC output can be independently controlled by bits 3 and 2 (TGC3, TGC2), and the DTMF circuit is controlled by bit 1 (TGC1) of this register.

Bit	3	2	1	0	
Initial value	e 0	0	0		
Read/Write	e W	W	W	_	
Bit name	TGC3	TGC2	TGC1	Not used	
TGC3	TONEC outp	ut control	(column)	TGC1	DTMF enable bit
0	No output			0	DTMF disable
1	TONEC outpo	ut (active)		1	DTMF enable
TGC2	TONER outp	ut control	(row)		
0	No output				
1	TONER output (active)			_	

Figure 90 Tone Generator Control Register (TGC)

**System Clock Select Register (SSR: \$029):** Four-bit write-only register. This register must be set to the value specified in figure 91 depending on the frequency of the oscillator connected to the OSC<sub>1</sub> and OSC<sub>2</sub> pins. Note that if the combination of the oscillation frequency and the value in this register is different from that specified in figure 91, the DTMF output frequencies will differ from the correct frequencies as listed in figure 89.

Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	SSR3	SSR2	SSR1	SSR0

System clock select register (SSR: \$029)

SSR3	32-kHz oscillation stop	SSR1	SSR0	System clock selection
0	Oscillation operates in stop mode	0	0	400 kHz
1	Oscillation stops in stop mode	0	1	800 kHz
		1	0	2 MHz
SSR2	32-kHz oscillation division ratio selection	1	1	4 MHz
0	$f_{SUB} = f_X/8$			
1	$f_{SUB} = f_X/4$			

Note: SSR3 is cleared only by a RESET input. SSR3 will not be cleared by a STOPC input during stop mode, and will retain its value. SSR3 will also not be cleared upon entering stop mode.

Figure 91 System Clock Select Register (SSR)

**DTMF Output:** The sine waves of the row-group and column-group are individually converted in the D/A conversion circuit which provides a high-precision ladder resistance. The DTMF output pins (TONER, TONEC) transmit the sine waves of the row-group and column-group, respectively.

Figure 92 shows the tone output equivalent circuit. Figure 93 shows the output waveform. One cycle of this wave consists of 32 slots. Therefore, the output waveform is stable with little distortion. Table 30 lists the frequency deviation of the MCU from standard DTMF signals.

Table 30 Frequency Deviation of the MCU from Standard DTMF

	Standard DTMF (Hz)	MCU (Hz)	Deviation from Standard (%)
R1	697	694.44	-0.37
R2	770	769.23	-0.10
R3	852	851.06	-0.11
R4	941	938.97	-0.22
C1	1,209	1,212.12	0.26
C2	1,336	1,333.33	-0.20
C3	1,477	1,481.48	0.30
C4	1,633	1,639.34	0.39

Note: This frequency deviation value does not include the frequency deviation due to the oscillator element. Also note that in this case the ratio of the high level and low level widths in the oscillator waveform due to the oscillator element will be 50%:50%.




Figure 92 Tone Output Equivalent Circuit




Figure 93 Waveform of Tone Output

#### LCD Controller/Driver

The MCU has an LCD controller and driver which drive 4 common signal pins and 52 segment pins. The controller consists of a RAM area in which display data is stored, a display control register (LCR: \$01B), and a duty-cycle/clock-control register (LMR: \$01C) (figure 94).

Four duty cycles and the LCD clock are programmable, and a built-in dual-port RAM ensures that display data can be automatically transmitted to the segment signal pins without program intervention. If a 32-kHz oscillation clock is selected as the LCD clock source, the LCD can even be used in watch mode, in which the system clock stops.




Figure 94 Block Diagram of Liquid Crystal Display Control System

**LCD Data Area and Segment Data (\$050–\$083):** As shown in figure 95, each bit of the storage area corresponds to one of four duty cycles. If data is written to an area corresponding to a certain duty cycle, it is automatically output to the corresponding segments as display data.

RAM address	Bit 3	Bit 2	Bit 1	Bit 0	RAM address	Bit 3	Bit 2	Bit 1	Bit 0
\$050	SEG1	SEG1	SEG1	SEG1	\$06A	SEG27	SEG27	SEG27	SEG27
\$051	SEG2	SEG2	SEG2	SEG2	\$06B	SEG28	SEG28	SEG28	SEG28
\$052	SEG3	SEG3	SEG3	SEG3	\$06C	SEG29	SEG29	SEG29	SEG29
\$053	SEG4	SEG4	SEG4	SEG4	\$06D	SEG30	SEG30	SEG30	SEG30
\$054	SEG5	SEG5	SEG5	SEG5	\$06E	SEG31	SEG31	SEG31	SEG31
\$055	SEG6	SEG6	SEG6	SEG6	\$06F	SEG32	SEG32	SEG32	SEG32
\$056	SEG7	SEG7	SEG7	SEG7	\$070	SEG33	SEG33	SEG33	SEG33
\$057	SEG8	SEG8	SEG8	SEG8	\$071	SEG34	SEG34	SEG34	SEG34
\$058	SEG9	SEG9	SEG9	SEG9	\$072	SEG35	SEG35	SEG35	SEG35
\$059	SEG10	SEG10	SEG10	SEG10	\$073	SEG36	SEG36	SEG36	SEG36
\$05A	SEG11	SEG11	SEG11	SEG11	\$074	SEG37	SEG37	SEG37	SEG37
\$05B	SEG12	SEG12	SEG12	SEG12	\$075	SEG38	SEG38	SEG38	SEG38
\$05C	SEG13	SEG13	SEG13	SEG13	\$076	SEG39	SEG39	SEG39	SEG39
\$05D	SEG14	SEG14	SEG14	SEG14	\$077	SEG40	SEG40	SEG40	SEG40
\$05E	SEG15	SEG15	SEG15	SEG15	\$078	SEG41	SEG41	SEG41	SEG41
\$05F	SEG16	SEG16	SEG16	SEG16	\$079	SEG42	SEG42	SEG42	SEG42
\$060	SEG17	SEG17	SEG17	SEG17	\$07A	SEG43	SEG43	SEG43	SEG43
\$061	SEG18	SEG18	SEG18	SEG18	\$07B	SEG44	SEG44	SEG44	SEG44
\$062	SEG19	SEG19	SEG19	SEG19	\$07C	SEG45	SEG45	SEG45	SEG45
\$063	SEG20	SEG20	SEG20	SEG20	\$07D	SEG46	SEG46	SEG46	SEG46
\$064	SEG21	SEG21	SEG21	SEG21	\$07E	SEG47	SEG47	SEG47	SEG47
\$065	SEG22	SEG22	SEG22	SEG22	\$07F	SEG48	SEG48	SEG48	SEG48
\$066	SEG23	SEG23	SEG23	SEG23	\$080	SEG49	SEG49	SEG49	SEG49
\$067	SEG24	SEG24	SEG24	SEG24	\$081	SEG50	SEG50	SEG50	SEG50
\$068	SEG25	SEG25	SEG25	SEG25	\$082	SEG51	SEG51	SEG51	SEG51
\$069	SEG26	SEG26	SEG26	SEG26	\$083	SEG52	SEG52	SEG52	SEG52
	COM4	COM3	COM2	COM1	1	COM4	COM3	COM2	COM1

Figure 95 Configuration of LCD RAM Area (for Dual-Port RAM)

**LCD Control Register (LCR: \$01B):** Three-bit write-only register which controls LCD blanking, on/off switching of the liquid-crystal display's power supply division resistor, and display in watch and subactive modes, as shown in figure 96.

• Blank/display

Blank: Segment signals are turned off, regardless of LCD RAM data setting.

Display: LCD RAM data is output as segment signals.

Power switch on/off

Off: The power switch is off.

On: The power switch is on and V1 is  $V_{CC}$ .

Watch/subactive mode display

Off: In watch and subactive modes, all common and segment pins are grounded and the liquid-crystal power switch is turned off.

On: In watch and subactive modes, LCD RAM data is output as segment signals.




Figure 96 LCD Control Register (LCR)

**LCD Duty-Cycle/Clock Control Register (LMR: \$01C):** Four-bit write-only register which selects the display duty cycle and LCD clock source, as shown in figure 97. The dependence of frame frequency on duty cycle is listed in table 31.

•	cycle/cl	ock co	ntrol reg	jister (LM	R: \$01C)			
Bit		3	2	1	0			
Initial value	Э	0	0	0	0			
Read/Write	е	W	W	W	W			
Bit name	Lſ	MR3	LMR2	LMR1	LMR0			
LMR3	LMR2	Inpu	t clock s	ource sele	ection	LMR1	LMR0	Duty cycle selection
0 0	<b>LMR2</b> 0	CL0	(32.768-k	:Hz × duty	/64: when	<b>LMR1</b>	<b>LMR0</b>	Duty cycle selection 1/4 duty
		CL0	(32.768-k		/64: when			
		CL0 32.76	(32.768-k 68-kHz os	:Hz × duty	v/64: when used)	0	0	1/4 duty
0	0	CL0 32.76 CL1	(32.768-k 68-kHz os (f <sub>OSC</sub> × du	Hz × duty	v/64: when used)	0	0	1/4 duty 1/3 duty
0	0	CL0 32.76 CL1	(32.768-k 68-kHz os (f <sub>OSC</sub> × du	Hz × duty scillation is uty cycle/10 uty cycle/8	v/64: when used)	0	0 1 0	1/4 duty 1/3 duty 1/2 duty

Figure 97 LCD Duty-Cycle/Clock Control Register (LMR)

Table 31 LCD Frame Frequencies for Different Duty Cycles

_	_	
Frame	: Fred	uencies

Duty Cycle	LMR3	LMR2		f <sub>OSC</sub> = 400 kHz	f <sub>OSC</sub> = 800 kHZ	f <sub>OSC</sub> = 2 MHz	f <sub>OSC</sub> = 4 MHz	
Static	0	0	CL0		5	512 Hz		
		1	CL1	390.6 Hz	781.3 Hz	1953 Hz	3906 Hz	
	1	0	CL2	48.8 Hz	97.7 Hz	244.1 Hz	488.3 Hz	
		1	CL3*	24.4 Hz	48.8 Hz	122.1 Hz	244.1 Hz	
					(	64 Hz		
1/2	0 0 CL0 256 Hz							
		1	CL1	195.3 Hz	390.6 Hz	976.6 Hz	1953 Hz	
	1	0	CL2	24.4 Hz	48.8 Hz	122.1 Hz	244.1 Hz	
		1	CL3*	12.2 Hz	24.4 Hz	61 Hz	122.1 Hz	
					;	32 Hz		
1/3	0	0	CL0	70.7 Hz				
		1	CL1	130.2 Hz	260.4 Hz	651 Hz	1302 Hz	
	1	0	CL2	16.3 Hz	32.6 Hz	81.4 Hz	162.8 Hz	
		1	CL3*	8.1 Hz	16.3 Hz	40.7 Hz	81.4 Hz	
					2	1.3 Hz		
1/4	0	0	CL0		1	28 Hz		
		1	CL1	97.7 Hz	195.3 Hz	488.3 Hz	976.6 Hz	
	1	0	CL2	12.2 Hz	24.4 Hz	61 Hz	122.1 Hz	
		1	CL3*	6.1 Hz	12.2 Hz	30.5 Hz	61 Hz	
						16 Hz		

Note: \* The division ratio depends on the value of bit 3 of timer mode register A (TMA).

Upper value: When TMA3 = 0, CL3 =  $f_{OSC} \times$  duty cycle/16384. Lower value: When TMA3 = 1, CL3 = 32.768 kHz  $\times$  duty cycle/512.

**LCD Output Register 1 (LOR1: \$01D):** Write-only register used to specify ports R3<sub>0</sub>–R3<sub>3</sub> as pins SEG1–SEG4 by individual pins (figure 98).




Figure 98 LCD Output Register 1 (LOR1)

**LCD Output Register 2 (LOR2: \$01E):** Write-only register used to specify ports R4<sub>0</sub>–R4<sub>3</sub> as pins SEG5–SEG8 by individual pins (figure 99).

LCD outp	ut reg	gister 2 (	LOR2: \$0	1E)		
Bit	_	3	2	1	0	_
Initial valu	е	0	0	0	0	
Read/Writ	е	W	W	W	W	_
Bit name		LOR23	LOR22	LOR21	LOR20	
LOR23	R4 <sub>3</sub> /	/SEG8 m	ode selec	tion	LOR21	R4 <sub>1</sub> /SEG6 mode selection
<b>LOR23</b>	<b>R4</b> <sub>3</sub> /		ode selec	tion	<b>LOR21</b>	R4 <sub>1</sub> /SEG6 mode selection
		3	ode selec	tion		
0	R4 <sub>3</sub>	3 38	ode selec		0	R4 <sub>1</sub>
1	R4 <sub>3</sub>	38 /SEG7 m			0	R4 <sub>1</sub> SEG6

Figure 99 LCD Output Register 2 (LOR2)

**LCD Output Register 3 (LOR3: \$01F):** Write-only register used to specify ports R5–R7 as pins SEG9–SEG20 in 4-pin units (figure 100).

LCD outpu	ıt register 3 (	LOR3: \$0	1F)			
Bit	3	2	1	0		
Initial value		0	0	0		
Read/Write		W	W	W		
Bit name	Not used	LOR32	LOR31	LOR30		
	D- 10-01-	′2=				
LOR32	R7 <sub>0</sub> /SEG17-	R7 <sub>3</sub> /SEG2	0 mode se	election	LOR30	R5 <sub>0</sub> /SEG9–R5 <sub>3</sub> /SEG12 mode selection
0	R7 <sub>0</sub> -R7 <sub>3</sub>				0	R5 <sub>0</sub> -R5 <sub>3</sub>
1	SEG17-SEG	G20			1	SEG9-SEG12
LOR31	R6 <sub>0</sub> /SEG13-	-R6 <sub>3</sub> /SEG1	6 mode se	election		
0	R6 <sub>0</sub> -R6 <sub>3</sub>					
1	SEG13-SEG	316				

Figure 100 LCD Output Register 3 (LOR3)

**Large Liquid-Crystal Panel Drive and V\_{LCD}:** To drive a large-capacity LCD, decrease the resistance of the built-in division resistors by attaching external resistors in parallel, as shown in figure 101.

The size of these resistors cannot be simply calculated from the LCD load capacitance because the matrix configuration of the LCD complicates the paths of charge/discharge currents flowing through the capacitors—the resistance will also vary with lighting conditions. This size must be determined by trial-and-error, taking into account the power dissipation of the device using the LCD, but a resistance of 1 to 10  $k\Omega$  would usually be suitable. (Another effective method is to attach capacitors of 0.1 to 0.3  $\mu F$ .)

Always turn off the power switch (set bit 1 of the LCR to 0) before changing the liquid-crystal drive voltage ( $V_{LCD}$ ).




Figure 101 LCD Connection Examples

### ZTAT<sup>TM</sup> Microcomputer with Built-in programmable ROM

#### Programming of Built-in programmable ROM

The MCU can stop its function as an MCU in PROM mode for programming the built-in PROM.

PROM mode is set up by setting the  $\overline{TEST}$ ,  $\overline{M}_0$ , and  $\overline{M}_1$  terminals to "Low" level and the RESET terminal to "High" level.

Writing and reading specifications of the PROM are the same as those for the commercial EPROM27256. Using a socket adapter for specific use of each product, programming is possible with a general-purpose PROM writer.

Since an instruction of the HMCS400 series is 10 bits long, a conversion circuit is incorporated to adapt the general-purpose PROM writer. This circuit splits each instruction into five lower bits and five higher bits to write from or read to two addresses. This enables use of a general-purpose PROM. For instance, to write to a 16kword of built-in PROM with a general-purpose PROM writer, specify 32kbyte address (\$0000-\$7FFF).

#### Notes:

- 1. When programming with a PROM writer, set up each ROM size to the address given in table b. If it is programmed erroneously to an address given in Table 33 or later, check of writing of PROM may become impossible. Particularly, caution should be exercised in the case of a plastic package since reprogramming is impossible with it. Set the data in unused addresses to \$FF.
- 2. If the indexes of the PROM writer socket, socket adapter and product are not aligned precisely, the product may break down due to overcurrent. Be sure to check that they are properly set to the writer before starting the writing process.
- 3. Two levels of program voltages ( $V_{PP}$ ) are available for the PROM: 12.5 V and 21 V. Our product employs a  $V_{PP}$  of 12.5 V. If a voltage of 21 V is applied, permanent breakdown of the product will result. The  $V_{PP}$  of 12.5 V is obtained for the PROM writer by setting it according to the Intel 27258 specifications.

#### Writing/verification

Programming of the built-in program ROM employs a high speed programming method. With this method, high speed writing is effected without voltage stress to the device or without damaging the reliability of the written data.

For precautions for PROM writing procedure, refer to section 2, "Characteristics of ZTAT<sup>TM</sup> Microcomputer's Built-in Programmable ROM and precautions for its Applications."

### **Table 32 Selection of Mode**

Mode	CE	ŌĒ	$V_{PP}$	O <sub>0</sub> –O <sub>7</sub>
Writing	"Low"	"High"	$V_{PP}$	Data input
Verification	"High"	"Low"	$V_{PP}$	Data output
Prohibition of programming	"High"	"High"	V <sub>PP</sub>	High impedance

### Table 33 PROM Writer Program Address

ROM size	Address	
8k	\$0000~\$3FFF	
12k	\$0000~\$5FFF	
16k	\$0000~\$7FFF	

### Programmable ROM (HD4074629)

The HD4074629 is a  $ZTAT^{TM}$  microcomputer with built-in PROM that can be programmed in PROM mode.

### **PROM Mode Pin Description**

			е	PROM Mo	ue	Pin No.		MCU Mode		PROM Mo	ode
FP-100B F	FP-100A	Pin Name	I/O	Pin Name	I/O	FP-100B TFP-100B	FP-100A	Pin Name	I/O	Pin Name	I/O
1 3	3	AV <sub>CC</sub>		V <sub>CC</sub>		24	26	D <sub>10</sub> /STOPC	I/O	A <sub>9</sub>	I
2 4	4	$AN_0$	I			25	27	$D_{11}/\overline{INT}_0$	I/O	$V_{PP}$	
3 5	5	AN <sub>1</sub>	I			26	28	$R0_0/\overline{INT}_1$	I/O	GND	
4 6	6	$AN_2$	I			27	29	R0 <sub>1</sub> /INT <sub>2</sub>	I/O	GND	
5 7	7	AN <sub>3</sub>	I			28	30	R0 <sub>2</sub> /INT <sub>3</sub>	I/O		
6 8	8	$AV_{\mathtt{SS}}$		GND		29	31	R0 <sub>3</sub> /INT <sub>4</sub>	I/O		
7 9	9	TEST	I	GND		30	32	R <sub>10</sub> /TOB	I/O	$A_5$	ı
8 1	10	OSC <sub>1</sub>	I	$V_{CC}$		31	33	R1₁/TOC	I/O	$A_6$	ı
9 1	11	OSC <sub>2</sub>	0			32	34	R1 <sub>2</sub> /TOD	I/O	A <sub>7</sub>	ı
10 1	12	RESET	I	$V_{CC}$		33	35	R1 <sub>3</sub> /EVNB	I/O	A <sub>8</sub>	ı
11 1	13	X1	I	GND		34	36	R2 <sub>0</sub> /EVND	I/O	$A_0$	ı
12 1	14	X2	0			35	37	R2 <sub>1</sub> /SCK	I/O	A <sub>10</sub>	ı
13 1	15	GND		GND		36	38	R2 <sub>2</sub> /SI	I/O	A <sub>11</sub>	ı
14 1	16	$D_0$	I/O	CE	1	37	39	R2 <sub>3</sub> /SO	I/O	A <sub>12</sub>	ı
15 1	17	D <sub>1</sub>	I/O	ŌĒ	1	38	40	R3 <sub>0</sub> /SEG1	I/O	A <sub>13</sub>	ı
16 1	18	$D_2$	I/O	$V_{CC}$		39	41	R3 <sub>1</sub> /SEG2	I/O	A <sub>14</sub>	ı
17 1	19	D <sub>3</sub>	I/O	V <sub>CC</sub>		40	42	R3 <sub>2</sub> /SEG3	I/O	O <sub>0</sub>	I/O
18 2	20	D <sub>4</sub>	I/O			41	43	R3 <sub>3</sub> /SEG4	I/O	O <sub>1</sub>	I/O
19 2	21	D <sub>5</sub>	I/O			42	44	R4 <sub>0</sub> /SEG5	I/O	O <sub>2</sub>	I/O
20 2	22	D <sub>6</sub>	I/O			43	45	R4 <sub>1</sub> /SEG6	I/O	O <sub>3</sub>	I/O
21 2	23	D <sub>7</sub>	I/O			44	46	R4 <sub>2</sub> /SEG7	I/O	O <sub>4</sub>	I/O
22 2	24	D <sub>8</sub>	I/O			45	47	R4 <sub>3</sub> /SEG8	I/O	O <sub>5</sub>	I/O
23 2	25	D <sub>9</sub>	I/O			46	48	R5 <sub>0</sub> /SEG9	I/O	O <sub>6</sub>	I/O

Notes on next page.

### **PROM Mode Pin Description (cont)**

Pin No.		MCU Mode		PROM Mod	е	Pin No.		MCU Mode		PROM Mod	e
FP-100B TFP-100B	FP-100A	Pin Name	I/O	Pin Name	I/O	FP-100B TFP-100B	FP-100A	Pin Name	I/O	Pin Name	I/O
47	49	R5 <sub>1</sub> /SEG10	I/O	O <sub>7</sub>	I/O	74	76	SEG37	0		
48	50	R5 <sub>2</sub> /SEG11	I/O	O <sub>4</sub>	I/O	75	77	SEG38	0		
49	51	R5 <sub>3</sub> /SEG12	I/O	O <sub>3</sub>	I/O	76	78	SEG39	0		
50	52	R6 <sub>0</sub> /SEG13	I/O	O <sub>2</sub>	I/O	77	79	SEG40	0		
51	53	R6 <sub>1</sub> /SEG14	I/O	O <sub>1</sub>	I/O	78	80	SEG41	0		
52	54	R6 <sub>2</sub> /SEG15	I/O	O <sub>0</sub>	I/O	79	81	SEG42	0		
53	55	R6 <sub>3</sub> /SEG16	I/O	V <sub>CC</sub>		80	82	SEG43	0		
54	56	R7 <sub>0</sub> /SEG17	I/O	A <sub>1</sub>	I	81	83	SEG44	0		
55	57	R7 <sub>1</sub> /SEG18	I/O	$A_2$	1	82	84	SEG45	0		
56	58	R7 <sub>2</sub> /SEG19	I/O	$A_3$	1	83	85	SEG46	0		
57	59	R7 <sub>3</sub> /SEG20	I/O	$A_4$	I	84	86	SEG47	0		
58	60	SEG21	0			85	87	SEG48	0		
59	61	SEG22	0			86	88	SEG49	0		
60	62	SEG23	0			87	89	SEG50	0		
61	63	SEG24	0			88	90	SEG51	0		
62	64	SEG25	0			89	91	SEG52	0		
63	65	SEG26	0			90	92	COM1	0		
64	66	SEG27	0			91	93	COM2	0		
65	67	SEG28	0			92	94	СОМЗ	0		
66	68	SEG29	0			93	95	COM4	0		
67	69	SEG30	0			94	96	$V_1$			
68	70	SEG31	0			95	97	V <sub>2</sub>			
69	71	SEG32	0			96	98	V <sub>3</sub>			
70	72	SEG33	0			97	99	V <sub>CC</sub>		V <sub>cc</sub>	
71	73	SEG34	0			98	100	TONEC	0		
72	74	SEG35	0			99	1	TONER	0		
73	75	SEG36	0			100	2	$VT_{ref}$			

Notes: 1. I/O: Input/output pin, I: Input pin, O: Output pin

2. Each of  ${\rm O_0-O_4}$  has two pins; before using, each pair must be connected together.

#### **PROM Mode Pin Functions**

**V<sub>PP</sub>:** Applies the programming voltage (12.5 V  $\pm$  0.3 V) to the built-in PROM.

**CE:** Inputs a control signal to enable PROM programming and verification.

**OE**: Inputs a data output control signal for verification.

 $A_0$ - $A_{14}$ : Act as address input pins of the built-in PROM.

 $O_0$ – $O_7$ : Act as data bus input pins of the built-in PROM. Each of  $O_0$ – $O_4$  has two pins; before using these pins, connect each pair together.

 $\overline{\mathbf{M}_0}$ ,  $\overline{\mathbf{M}_1}$ , RESET,  $\overline{\mathrm{TEST}}$ : Used to set PROM mode. The MCU is set to the PROM mode by pulling  $\overline{\mathbf{M}_0}$ ,  $\overline{\mathbf{M}_1}$ , and  $\overline{\mathrm{TEST}}$  low, and RESET high.

**Other Pins (FP-100B/FP-100A):** Connect pins 1/3 (AV<sub>CC</sub>), 8/10 (OSC<sub>1</sub>), 16/18 (D<sub>2</sub>), 17/19 (D<sub>3</sub>), 53/55 (R6<sub>3</sub>/SEG16), and 97/99 (V<sub>CC</sub>) to V<sub>CC</sub>, and pins 6/8 (AV<sub>SS</sub>) and 11/13 (X1) to GND. Leave other pins open.




Figure 102 Memory Map in PROM Mode




Figure 103 Flowchart of High-Speed Programming

### **Programming Electrical Characteristics**

DC Characteristics (V  $_{CC}$  = 6.0 V  $\pm$  0.25 V, V  $_{PP}$  = 12.5 V  $\pm$  0.3 V, T  $_a$  = 25  $^{\circ}$ C  $\pm$  5  $^{\circ}$ C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition
Input high voltage level	$V_{IH}$	$\frac{O_0-O_7,}{OE}$ , $\frac{A_0-A_{14},}{CE}$	2.2	_	V <sub>CC</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	$\frac{O_0 - O_7}{OE}$ , $\frac{A_0 - A_{14}}{CE}$	-0.3	_	0.8	V	
Output high voltage level	V <sub>OH</sub>	O <sub>0</sub> -O <sub>7</sub>	2.4	_	_	V	I <sub>OH</sub> = -200 μA
Output low voltage level	V <sub>OL</sub>	O <sub>0</sub> –O <sub>7</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
Input leakage current	1	$\frac{O_0 - O_7}{OE}$ , $\frac{A_0 - A_{14}}{CE}$	_	_	2	μΑ	V <sub>in</sub> = 5.25 V/0.5 V
V <sub>CC</sub> current	I <sub>CC</sub>		_	_	30	mA	
V <sub>PP</sub> current	I <sub>PP</sub>		_	_	40	mA	

# AC Characteristics (V $_{CC}$ = 6.0 V $\pm$ 0.25 V, V $_{PP}$ = 12.5 V $\pm$ 0.3 V, $\,T_a$ = 25°C $\pm$ 5°C, unless otherwise specified)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address setup time	t <sub>AS</sub>	2	_	_	μs	See figure 108
OE setup time	t <sub>OES</sub>	2	_	_	μs	-
Data setup time	t <sub>DS</sub>	2	_	_	μs	-
Address hold time	t <sub>AH</sub>	0	_	_	μs	-
Data hold time	t <sub>DH</sub>	2	_	_	μs	-
Data output disable time	t <sub>DF</sub>	_	_	130	ns	-
V <sub>PP</sub> setup time	t <sub>VPS</sub>	2	_	_	μs	-
Program pulse width	t <sub>PW</sub>	0.95	1.0	1.05	ms	-
CE pulse width during overprogramming	t <sub>OPW</sub>	2.85	_	78.75	ms	-
V <sub>CC</sub> setup time	t <sub>VCS</sub>	2	_	_	μs	_
Data output delay time	t <sub>OE</sub>	0	_	500	ns	




Figure 104 PROM Programming/Verification Timing

#### **Notes on PROM Programming**

**Principles of Programming/Erasure:** A memory cell in a ZTAT<sup>TM</sup> microcomputer is the same as an EPROM cell; it is programmed by applying a high voltage between its control gate and drain to inject hot electrons into its floating gate. These electrons are stable, surrounded by an energy barrier formed by an SiO<sub>2</sub> film. The change in threshold voltage of a memory cell with a charged floating gate makes the corresponding bit appear as 0; a cell whose floating gate is not charged appears as a 1 bit (figure 105).

The charge in a memory cell may decrease with time. This decrease is usually due to one of the following causes:

- Ultraviolet light excites electrons, allowing them to escape. This effect is the basis of the erasure principle.
- Heat excites trapped electrons, allowing them to escape.
- High voltages between the control gate and drain may erase electrons.

If the oxide film covering a floating gate is defective, the electron erasure rate will be greater. However, electron erasure does not often occur because defective devices are detected and removed at the testing stage.




Figure 105 Cross-Sections of a PROM Cell

**PROM Programming:** PROM memory cells must be programmed under specific voltage and timing conditions. The higher the programming voltage  $V_{PP}$  and the longer the programming pulse  $t_{PW}$  is applied, the more electrons are injected into the floating gates. However, if  $V_{PP}$  exceeds specifications, the pn junctions may be permanently damaged. Pay particular attention to overshooting in the PROM programmer. In addition, note that negative voltage noise will produce a parasitic transistor effect that may reduce breakdown voltages.

The ZTAT<sup>TM</sup> microcomputer is electrically connected to the PROM programmer by a socket adapter. Therefore, note the following points:

- Check that the socket adapter is firmly mounted on the PROM programmer.
- Do not touch the socket adapter or the LSI during the programming. Touching them may affect the quality of the contacts, which will cause programming errors.

**PROM Reliability after Programming:** In general, semiconductor devices retain their reliability, provided that some initial defects can be excluded. These initial defects can be detected and rejected by screening. Baking devices under high-temperature conditions is one method of screening that can rapidly eliminate data-hold defects in memory cells. (Refer to the previous Principles of Programming/Erasure section.)

ZTAT<sup>TM</sup> microcomputer devices are extremely reliable because they have been subjected to such a screening method during the wafer fabrication process, but Hitachi recommends that each device be exposed to 150°C at one atmosphere for at least 48 hours after it is programmed, to ensure its best performance. The recommended screening procedure is shown in figure 106.

Note: If programming errors occur continuously during PROM programming, suspend programming and check for problems in the PROM programmer or socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi.




Figure 106 Recommended Screening Procedure

#### **Addressing Modes**

#### **RAM Addressing Modes**

The MCU has three RAM addressing modes, as shown in figure 107 and described below.

**Register Indirect Addressing Mode:** The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

**Direct Addressing Mode:** A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

**Memory Register Addressing Mode:** The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 107 RAM Addressing Modes

#### HITACHI

#### ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 108 and described below.

**Direct Addressing Mode:** A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits  $(PC_{13}-PC_0)$  with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter ( $PC_7$ – $PC_0$ ) with eight-bit immediate data. If the BR instruction is on a page boundary (address 256n + 255), executing that instruction transfers the PC contents to the next physical page, as shown in figure 105. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross macroassembler has an automatic paging feature for ROM pages.

**Zero-Page Addressing Mode:** A program can branch to the zero-page subroutine area located at \$0000–\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter ( $PC_5-PC_0$ ), and 0s are placed in the eight high-order bits ( $PC_{13}-PC_6$ ).

**Table Data Addressing Mode:** A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

**P Instruction:** ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 109. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.




Figure 108 ROM Addressing Modes




Figure 109 P Instruction




Figure 110 Branching when the Branch Destination is on a Page Boundary

#### **Instruction Set**

The MCU has 101 instructions, classified into the following 10 groups:

- Immediate instructions
- Register-to-register instructions
- RAM addressing instructions
- RAM register instructions
- Arithmetic instructions
- Compare instructions
- RAM bit manipulation instructions
- ROM addressing instructions
- Input/output instructions
- Control instructions

The functions of these instructions are listed in tables 34 to 43, and an opcode map is shown in table 44.

**Table 34 Immediate Instructions** 

Operation	Mnemonic	Op	oera	atio	n C	ode	,					Function	Status	Words/ Cycles
Load A from immediate	LAI i	1	0	0	0	1	1	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	$i \to A$		1/1
Load B from immediate	LBI i	1	0	0	0	0	0	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	$i \rightarrow B$		1/1
Load memory from immediate	LMID i,d				0 d <sub>6</sub>			i <sub>3</sub> d <sub>3</sub>	-	i <sub>1</sub> d <sub>1</sub>	i <sub>o</sub> d <sub>o</sub>	$i \to M$		2/2
Load memory from immediate, increment Y	LMIIY i	1	0	1	0	0	1	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	$i \rightarrow M, \\ Y + 1 \rightarrow Y$	NZ	1/1

**Table 35 Register-Register Instructions** 

Operation	Mnemonic	O	pera	atio	n C	ode	е					Function	Status	Words/ Cycles
Load A from B	LAB	0	0	0	1	0	0	1	0	0	0	$B\toA$		1/1
Load B from A	LBA	0	0	1	1	0	0	1	0	0	0	$A\toB$		1/1
Load A from W	LAW*	0	1 0	0	0	0	0	0	0	0	0	$W \rightarrow A$		2/2*
Load A from Y	LAY	0	0	1	0	1	0	1	1	1	1	$Y\toA$		1/1
Load A from SPX	LASPX	0	0	0	1	1	0	1	0	0	0	$SPX \to A$		1/1
Load A from SPY	LASPY	0	0	0	1	0	1	1	0	0	0	$SPY \to A$		1/1
Load A from MR	LAMR m	1	0	0	1	1	1	m <sub>3</sub>	<sub>3</sub> m <sub>2</sub>	<sub>2</sub> m <sub>4</sub>	<sub>1</sub> m <sub>0</sub>	$MR\;(m)\toA$		1/1
Exchange MR and A	XMRA m	1	0	1	1	1	1	m <sub>3</sub>	<sub>3</sub> m <sub>2</sub>	, m	<sub>1</sub> m <sub>0</sub>	$MR\;(m) {\leftrightarrow} A$		1/1

Note: \* Although the LAW and LWA instructions require an operand (\$000) in the second word, the assembler generates it automatically and thus there is no need to specify it explicitly.

**Table 36 RAM Address Instructions** 

Operation	Mnemonic	O <sub>l</sub>	pera	atio	n C	ode	9					Function	Status	Words/ Cycles
Load W from immediate	LWI i	0	0	1	1	1	1	0	0	i <sub>1</sub>	i <sub>o</sub>	$i \to W$		1/1
Load X from immediate	LXI i	1	0	0	0	1	0	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	$i \rightarrow X$		1/1
Load Y from immediate	LYI i	1	0	0	0	0	1	i <sub>3</sub>	i <sub>2</sub>	İ <sub>1</sub>	i <sub>o</sub>	$i \to Y$		1/1
Load W from A	LWA	0	1 0	0	0	0	1 0	0	0	0	0 0	$A\toW$		2/2*
Load X from A	LXA	0	0	1	1	1	0	1	0	0	0	$A\toX$		1/1
Load Y from A	LYA	0	0	1	1	0	1	1	0	0	0	$A\toY$		1/1
Increment Y	IY	0	0	0	1	0	1	1	1	0	0	$Y + 1 \rightarrow Y$	NZ	1/1
Decrement Y	DY	0	0	1	1	0	1	1	1	1	1	$Y-1 \rightarrow Y$	NB	1/1
Add A to Y	AYY	0	0	0	1	0	1	0	1	0	0	$Y + A \rightarrow Y$	OVF	1/1
Subtract A from Y	SYY	0	0	1	1	0	1	0	1	0	0	$Y - A \rightarrow Y$	NB	1/1
Exchange X and SPX	XSPX	0	0	0	0	0	0	0	0	0	1	$X \leftrightarrow SPX$		1/1
Exchange Y and SPY	XSPY	0	0	0	0	0	0	0	0	1	0	$Y \leftrightarrow SPY$		1/1
Exchange X and SPX, Y and SPY	XSPXY	0	0	0	0	0	0	0	0	1	1	$\begin{array}{c} X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		1/1

Note: \* Although the LAW and LWA instructions require an operand (\$000) in the second word, the assembler generates it automatically and thus there is no need to specify it explicitly.

**Table 37 RAM Register Instructions** 

Operation	Mnemonic	Op	oera	atio	n C	ode	•					Function	Status	Words/ Cycles
Load A from memory	LAM	0	0	1	0	0	1	0	0	0	0	$M\toA$		1/1
	LAMX	0	0	1	0	0	1	0	0	0	1	$\begin{array}{c} M \to A, \\ X \leftrightarrow SPX \end{array}$		
	LAMY	0	0	1	0	0	1	0	0	1	0	$\begin{array}{l} M \to A, \\ Y \leftrightarrow SPY \end{array}$		
	LAMXY	0	0	1	0	0	1	0	0	1	1	$\begin{array}{l} M \to A, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		
Load A from memory	LAMD d	-	-	-	-	0 d <sub>5</sub>	-	0 d <sub>3</sub>	0 d <sub>2</sub>	-	-	$M \to A$		2/2
Load B from memory	LBM	0	0	0	1	0	0	0	0	0	0	$M \to B$		1/1
	LBMX	0	0	0	1	0	0	0	0	0	1	$\begin{array}{c} M \to B, \\ X \leftrightarrow SPX \end{array}$		
	LBMY	0	0	0	1	0	0	0	0	1	0	$\begin{array}{c} M \to B, \\ Y \leftrightarrow SPY \end{array}$		
	LBMXY	0	0	0	1	0	0	0	0	1	1	$\begin{array}{l} M \to B, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		
Load memory from A	LMA	0	0	1	0	0	1	0	1	0	0	$A\toM$		1/1
	LMAX	0	0	1	0	0	1	0	1	0	1	$\begin{array}{c} A \to M, \\ X \leftrightarrow SPX \end{array}$		
	LMAY	0	0	1	0	0	1	0	1	1	0	$\begin{array}{c} A \to M, \\ Y \leftrightarrow SPY \end{array}$		
	LMAXY	0	0	1	0	0	1	0	1	1	1	$\begin{array}{c} A \to M, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		
Load memory from A	LMAD d	0 d <sub>9</sub>	1 d <sub>8</sub>		-	0 d <sub>5</sub>		0 d <sub>3</sub>	-	0 d <sub>1</sub>	-	$A\toM$		2/2

Table 37 RAM Register Instructions (cont)

Operation	Mnemonic	Op	oera	atio	n C	ode	)					Function	Status	Words/ Cycles
Load memory from A, increment Y	LMAIY	0	0	0	1	0	1	0	0	0	0	$\begin{array}{c} A \to M, \\ Y + 1 \to Y \end{array}$	NZ	1/1
	LMAIYX	0	0	0	1	0	1	0	0	0	1	$\begin{array}{l} A \to M, \\ Y + 1 \to Y, \\ X \leftrightarrow SPX \end{array}$		
Load memory from A, decrement Y	LMADY	0	0	1	1	0	1	0	0	0	0	$\begin{array}{c} A \rightarrow M, \\ Y - 1 \rightarrow Y \end{array}$	NB	1/1
	LMADYX	0	0	1	1	0	1	0	0	0	1	$\begin{array}{l} A \to M, \\ Y - 1 \to Y, \\ X \leftrightarrow SPX \end{array}$		
Exchange memory and A	XMA	0	0	1	0	0	0	0	0	0	0	$M \leftrightarrow A$		1/1
	XMAX	0	0	1	0	0	0	0	0	0	1	$\begin{array}{c} M \leftrightarrow A, \\ X \leftrightarrow SPX \end{array}$		
	XMAY	0	0	1	0	0	0	0	0	1	0	$\begin{array}{l} M \leftrightarrow A, \\ Y \leftrightarrow SPY \end{array}$		
	XMAXY	0	0	1	0	0	0	0	0	1	1	$\begin{array}{c} M \leftrightarrow A, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		
Exchange memory and A	XMAD d		1 d <sub>8</sub>					0 d <sub>3</sub>				$M \to A$		2/2
Exchange memory and B	XMB	0	0	1	1	0	0	0	0	0	0	$M \leftrightarrow B$		1/1
	XMBX	0	0	1	1	0	0	0	0	0	1	$\begin{array}{l} M \leftrightarrow B, \\ X \leftrightarrow SPX \end{array}$		
	XMBY	0	0	1	1	0	0	0	0	1	0	$\begin{array}{l} M \leftrightarrow B, \\ Y \leftrightarrow SPY \end{array}$		
	XMBXY	0	0	1	1	0	0	0	0	1	1	$\begin{array}{l} M \leftrightarrow B, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$		

**Table 38 Arithmetic Instructions** 

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Status	Words/ Cycles
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OVF	1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	NZ	1/1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NB	1/1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1/1
		1/1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1/1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1/1
		1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CA	1/1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	OVF	1/1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OVF	2/2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	→ A OVF	1/1
from memory with carry $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	→ A OVF	2/2
from memory $ \qquad \qquad d_9 \ d_8 \ d_7 \ d_6 \ d_5 \ d_4 \ d_3 \ d_2 \ d_1 \ d_0 \qquad NB \to CA $	→ A NB	1/1
· · · · · · · · · · · · · · · · · · ·	→ A NB	2/2
OR A and B OR 0 1 0 1 0 0 0 1 0 0 $A \cup B \rightarrow A$		1/1

**Table 38 Arithmetic Instructions (cont)** 

Operation	Mnemonic	Op	oera	atio	n C	ode	)					Function	Status	Words/ Cycles
AND memory with A	ANM	0	0	1	0	0	1	1	1	0	0	$A \cap M \to A$	NZ	1/1
AND memory with A	ANMD d	0 d <sub>9</sub>	1 d <sub>8</sub>	1 d <sub>7</sub>	0 d <sub>6</sub>	0 d <sub>5</sub>	1 d <sub>4</sub>	1 d <sub>3</sub>	1 d <sub>2</sub>	0 d₁	$0$ $\mathbf{d}_{\scriptscriptstyle{0}}$	$A \cap M \to A$	NZ	2/2
OR memory with A	ORM	0	0	0	0	0	0	1	1	0	0	$A \cup M \to A$	NZ	1/1
OR memory with A	ORMD d	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	0 d <sub>6</sub>	0 d <sub>5</sub>	0 d <sub>4</sub>	1 d <sub>3</sub>	1 d <sub>2</sub>	0 d₁	0 d <sub>0</sub>	$A \cup M \to A$	NZ	2/2
EOR memory with A	EORM	0	0	0	0	0	1	1	1	0	0	$A \oplus M \to A$	NZ	1/1
EOR memory with A	EORMD d	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	0 d <sub>6</sub>	0 d <sub>5</sub>	1 d <sub>4</sub>	1 d <sub>3</sub>	1 d <sub>2</sub>	0 d₁	0 d <sub>0</sub>	$A \oplus M \to A$	NZ	2/2

**Table 39 Compare Instructions** 

Operation	Mnemonic	Ор	era	tio	n C	ode	<b>)</b>					Function	Status	Words/ Cycles
Immediate not equal to memory	INEM i	0	0	0	0	1	0	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>0</sub>	i ≠ M	NZ	1/1
Immediate not equal to memory	INEMD i, d	0 d <sub>9</sub>	1 d <sub>8</sub>			1 d <sub>5</sub>			i <sub>2</sub> d <sub>2</sub>		i <sub>0</sub> d <sub>0</sub>	i ≠ M	NZ	2/2
A not equal to memory	ANEM	0	0	0	0	0	0	0	1	0	0	A≠M	NZ	1/1
A not equal to memory	ANEMD d	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>		0 d <sub>5</sub>	0 d <sub>4</sub>	0 d <sub>3</sub>	1 d <sub>2</sub>	0 d <sub>1</sub>	0 d <sub>0</sub>	A≠M	NZ	2/2
B not equal to memory	BNEM	0	0	0	1	0	0	0	1	0	0	B≠M	NZ	1/1
Y not equal to immediate	YNEI i	0	0	0	1	1	1	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>0</sub>	Y≠i	NZ	1/1
Immediate less or equal to memory	ILEM i	0	0	0	0	1	1	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	i≤M	NB	1/1
Immediate less or equal to memory	ILEMD i, d	0 d <sub>9</sub>	1 d <sub>8</sub>			1 d <sub>5</sub>		i <sub>3</sub> d <sub>3</sub>	-		•	i≤M	NB	2/2
A less or equal to memory	ALEM	0	0	0	0	0	1	0	1	0	0	$A \leq M$	NB	1/1
A less or equal to memory	ALEMD d	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	0 d <sub>6</sub>		1 d <sub>4</sub>	0 d <sub>3</sub>	1 d <sub>2</sub>	-	0 d <sub>0</sub>	$A \leq M$	NB	2/2
B less or equal to memory	BLEM	0	0	1	1	0	0	0	1	0	0	B ≤ M	NB	1/1
A less or equal to immediate	ALEI i	1	0	1	0	1	1	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>o</sub>	A≤i	NB	1/1

**Table 40 RAM Bit Manipulation Instructions** 

Operation	Mnemonic	Operation Code	Function Status	Words/ Cycles
Set memory bit	SEM n	0 0 1 0 0 0 0 1 n <sub>1</sub> n <sub>0</sub>	$i \rightarrow M (n)$	1/1
Set memory bit	SEMD n,d	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$i \rightarrow M (n)$	2/2
Reset memory bit	REM n	0 0 1 0 0 0 1 0 n <sub>1</sub> n <sub>0</sub>	0 → M (n)	1/1
Reset memory bit	REMD n,d	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0 → M (n)	2/2
Test memory bit	TM n	0 0 1 0 0 0 1 1 n <sub>1</sub> n <sub>0</sub>	M (n)	1/1
Test memory bit	TM n,d	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	M (n)	2/2

**Table 41 ROM Addressing Instructions** 

Operation	Mnemonic	Or	oera	atio	n C	ode	)					Function	Status	Words/ Cycles
Branch on status 1	BR b	1	1	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>		1	1/1
Long branch on status 1	BRL u	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	1 d <sub>6</sub>	1 d <sub>5</sub>	1 d <sub>4</sub>		p <sub>2</sub> d <sub>2</sub>				1	2/2
Long jump unconditionally	JMPL u	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	1 d <sub>6</sub>	0 d <sub>5</sub>	1 d <sub>4</sub>		p <sub>2</sub> d <sub>2</sub>					2/2
Subroutine jump on status 1	CAL a	0	1	1	1	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	$\mathbf{a}_{\scriptscriptstyle 0}$		1	1/2
Long subroutine jump on status 1	CALL u	0 d <sub>9</sub>	1 d <sub>8</sub>	0 d <sub>7</sub>	1 d <sub>6</sub>	1 d <sub>5</sub>	0 d <sub>4</sub>		$p_2$ $d_2$				1	2/2
Table branch	TBR p	0	0	1	0	1	1	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	$p_0$		1	1/1
Return from subroutine	RTN	0	0	0	0	0	1	0	0	0	0			1/3
Return from interrupt	RTNI	0	0	0	0	0	1	0	0	0	1	1 → IE, carry restored	ST	1/3

**Table 42 Input/Output Instructions** 

Tubic 12 Tipud	•										Words/
Operation	Mnemonic	O	oera	atio	n C	ode	)		Function	Status	Cycles
Set discrete I/O latch	SED	0	0	1	1	1	0	0 1 0 0	$1 \to D \ (Y)$		1/1
Set discrete I/O latch direct	SEDD m	1	0	1	1	1	0	$m_{\scriptscriptstyle 3} \; m_{\scriptscriptstyle 2} \; m_{\scriptscriptstyle 1} \; m_{\scriptscriptstyle 0}$	$1 \to D \ (m)$		1/1
Reset discrete I/O latch	RED	0	0	0	1	1	0	0 1 0 0	0 → D (Y)		1/1
Reset discrete I/O latch direct	REDD m	1	0	0	1	1	0	$m_3 \; m_2 \; m_1 \; m_0$	0 → D (m)		1/1
Test discrete I/O latch	TD	0	0	1	1	1	0	0 0 0 0		D (Y)	1/1
Test discrete I/O latch direct	TDD m	1	0	1	0	1	0	m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>		D (m)	1/1
Load A from R-port register	LAR m	1	0	0	1	0	1	m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	$R\;(m)\toA$		1/1
Load B from R-port register	LBR m	1	0	0	1	0	0	m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	$R\;(m)\toB$		1/1
Load R-port register from A	LRA m	1	0	1	1	0	1	m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	$A \rightarrow R (m)$		1/1
Load R-port register from B	LRB m	1	0	1	1	0	0	m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>	$B \rightarrow R (m)$		1/1
Pattern generation	Рр	0	1	1	0	1	1	p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>			1/2

**Table 40 Control Instructions** 

Operation	Mnemonic	0	per	atio	n C	ode	•					Function	Status	Words/ Cycles
No operation	NOP	0	0	0	0	0	0	0	0	0	0			1/1
Start serial	STS	0	1	0	1	0	0	1	0	0	0			1/1
Standby mode/Watch mode*	SBY	0	1	0	1	0	0	1	1	0	0			1/1
Stop mode/ Watch mode	STOP	0	1	0	1	0	0	1	1	0	1			1/1

Note: \* Only on return from subactive mode.

### Table 44 Opcode Map

	R8									0							
R9	H/	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
	0	NOP	XSPX	XSPY	XSPXY	ANEM				AM				ORM			
	1	RTN	RTNI			ALEM				AMC				EORM			
	2								INEM	1 i(4)							
	3								ILEM	l i(4)							
	4		LBM	(XY)		BNEM				LAB				IB			
	5	LMA	IY(X)			AYY				LASPY				IY			
	6	NEGA				RED				LASPX							TC
0	7								YNE	l i(4)							
	8		XMA	(XY)			SEM	n(2)			REM	n(2)			TM	n(2)	
	9		LAM	(XY)			LMA	(XY)		SMC				ANM			
	Α	ROTR	ROTL					DAA				DAS					LAY
	В								TBR	p(4)							
	С		XMB	(XY)		BLEM				LBA							DB
	D	LMAI	OY(X)			SYY				LYA							DY
	Е	TD				SED				LXA				REC			SEC
	F		LWI	i(2)													
	0									i(4)							
	1									i(4)							
	2									i(4)							
	3									i(4)							
	4									m(4)							
	5									m(4)							
	6									m(4)							
1	7									m(4)							
	8									i(4) / i(4)							
	9 A									m(4)							
	В									i(4)							
	С									m(4)							
	D									m(4)							
	E									m(4)							
	F									m(4)							
										. ,							
			rd/2-c	ycle [			rd/3-c	ycle			M dire		ress			ord/2- ructior	

HITACH	П

(2-word/2-cycle)

### Table 44 Opcode Map (cont)

	R8									1							
R9	· ·	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
	0	LAW	·			ANEMD				AMD	·			ORMD			
	1	LWA				ALEMD				AMCD				EORMD			
	2								INEM	) i(4)							
	3								ILEME	) i(4)							
	4	COMB				OR				STS				SBY	STOP		
	5	,							JMPL	p(4)							
	6								CALL								
0	7								BRL	p(4)				,			
	8	XMAD					SEMD	n(2)			REMD	n(2)		-	TMD	n(2)	
	9	LAMD				LMAD				SMCD				ANMD			
	Α								LMID								
	В								Pı	0(4)							
	С																
	D E								CAL	a(6)							
	F																
	0																
	1																
	2																
	3																
	4																
	5																
	6																
	7																
1	8								BR	b(8)							
	9																
	Α																
	В																
	С																
	D																
	Е																
	F																
			rd/2-cy uction	cle			rd/3-cyo oction	cle		inst	M directruction				2-w inst	ord/2-d ruction	cycle

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit	Notes
Supply voltage	V <sub>cc</sub>	-0.3 to +7.0	V	
Programming voltage	$V_{PP}$	-0.3 to +14.0	V	1
Pin voltage	V <sub>T</sub>	-0.3 to (V <sub>cc</sub> + 0.3)	V	
Total permissible input current	$\Sigma$ I $_{\circ}$	100	mA	2
Total permissible output current	$-\Sigma I_{o}$	50	mA	3
Maximum input current	I <sub>o</sub>	4	mA	4, 5
		30	mA	4, 6
Maximum output current	-I <sub>o</sub>	4	mA	7, 8
Operating temperature	T <sub>opr</sub>	–20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. Applies to  $D_{11}$  ( $V_{PP}$ ) of the HD4074629.
- 2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to ground.
- 3. The total permissible output current is the total of output currents simultaneously flowing out from  $V_{cc}$  to all I/O pins.
- 4. The maximum input current is the maximum current flowing from each I/O pin to ground.
- 5. Applies to R0-R7.
- 6. Applies to D<sub>0</sub>–D<sub>9</sub>.
- 7. The maximum output current is the maximum current flowing out from  $V_{CC}$  to each I/O pin.
- 8. Applies to D<sub>0</sub>-D<sub>9</sub> and R0-R7.

### **Electrical Characteristics**

DC Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes
Input high voltage	V <sub>IH</sub>	RESET, $\overline{SCK}$ , SI, $\overline{INT}_0$ , $\overline{INT}_1$ $\overline{INT}_2$ , $\overline{INT}_3$ , $\overline{INT}_4$ , $\overline{STOPC}$ , $\overline{EVNB}$ , $\overline{EVND}$	0.9V <sub>CC</sub>	_	V <sub>cc</sub> + 0.3	V	_	
		OSC <sub>1</sub>	$V_{CC} - 0.3$	_	V <sub>CC</sub> + 0.3	V	External clock operation	
Input low voltage	V <sub>IL</sub>	RESET, $\overline{SCK}$ , SI, $\overline{INT}_0$ , $\overline{INT}_1$ , $INT_2$ , $\overline{INT}_3$ , $\overline{INT}_4$ , $\overline{STOPC}$ , $\overline{EVNB}$ , $\overline{EVND}$	-0.3	_	0.1V <sub>cc</sub>	V	<del>-</del>	
		OSC <sub>1</sub>	-0.3	_	0.3	V	External clock operation	
Output high voltage	V <sub>OH</sub>	SCK, SO, TOB, TOC, TOD	V <sub>CC</sub> – 1.0	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V <sub>OL</sub>	SCK, SO, TOB, TOC, TOD	_	_	0.4	V	$I_{OL} = 0.4 \text{ mA}$	
I/O leakage current	1, _	RESET, SCK, SI, INT <sub>0</sub> , INT <sub>1</sub> , INT <sub>2</sub> , INT <sub>3</sub> , INT <sub>4</sub> , STOPC, EVNB, EVND, OSC <sub>1</sub> , TOB, TOC, TOD, SO	_	_	1.0	μА	$V_{in} = 0 \text{ V to } V_{CC}$	1
Current dissipation in active mode	I <sub>CC1</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	2.5	5.0	mA	$V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 4 \text{ MHz}$	2, 4
		V <sub>cc</sub> (HD4074629)	_	5	9			
	I <sub>CC2</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	0.3	0.9	mA	$V_{CC} = 3.0 \text{ V},$ $f_{OSC} = 800 \text{ kHz}$	2, 4
		V <sub>CC</sub> (HD4074629)	_	0.6	1.8			
Current dissipation in standby mode	I <sub>SBY1</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	1.0	2.0	mA	$V_{CC}$ = 5.0 V, $f_{OSC}$ = 4 MHz, LCD on	3, 4
		V <sub>CC</sub> (HD4074629)	_	1.2	3	-		
	I <sub>SBY2</sub>	V <sub>cc</sub>	_	0.2	0.7	mA	$V_{CC} = 3.0 \text{ V},$ $f_{OSC} = 800 \text{ kHz},$ LCD on	3, 4

Notes on next page.

DC Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a = -20^{\circ}\text{C}$  to +75°C; HD4074629:  $V_{CC} = 2.7$  to 5.5 V, GND = 0 V,  $T_a = -20^{\circ}\text{C}$  to +75°C, unless otherwise specified) (cont)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Current dissipation in subactive mode	I <sub>SUB</sub>	V <sub>cc</sub>	_	25	70	μΑ	HD404628R, HD4046212R, HD404629R: V <sub>CC</sub> = 3.0 V, LCD on 32-kHz oscillator	4
			_	70	150	μΑ	HD4074629: $V_{CC} = 3.0 \text{ V},$ LCD on 32-kHz oscillator	4
Current dissipation in	I <sub>WTC1</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	15	40	μА	V <sub>CC</sub> = 3.0 V, LCD on 32-kHz oscillator	4
		V <sub>CC</sub> (HD4074629)	_	18	40			
watch mode	I <sub>WTC2</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	5	10	μА	V <sub>CC</sub> = 3.0 V, LCD off 32-kHz oscillator	4
		V <sub>cc</sub> (HD4074629)	_	8	15	_		
Current dissipation in stop mode	I <sub>STOP</sub>	V <sub>CC</sub> (HD404628R, HD4046212R, HD404629R)	_	0.5	5	μΑ	V <sub>CC</sub> = 3.0 V, No 32-kHz oscillator	4
		V <sub>cc</sub> (HD4074629)	_	1	10			
Stop mode retaining voltage	$V_{STOP}$	V <sub>cc</sub>	2	_	_	V	No 32-kHz oscillator	5

1. Output buffer current is excluded.

2. I<sub>CC1</sub> and I<sub>CC2</sub> are the source currents when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU:

> RESET at  $V_{CC}$  ( $V_{CC} - 0.3 \text{ V to } V_{CC}$ )  $\overline{\text{TEST}}$  at  $V_{CC}$  ( $V_{CC} - 0.3 \text{ V to } V_{CC}$ )

3.  $I_{SBY1}$  and  $I_{SBY2}$  are the source currents when no I/O current is flowing while the MCU timer is operating.

MCU: I/O reset Test conditions:

Serial interface stopped

DTMF stopped

Standby mode

RESET at GND (0 V to 0.3 V) Pins:

 $\overline{\text{TEST}}$  at  $V_{CC}$  ( $V_{CC} - 0.3 \text{ V to } V_{CC}$ )

4. These are the source currents when no I/O current is flowing. Test conditions: Pins:

RESET at GND (0 V to 0.3 V)

 $\overline{\text{TEST}}$  at V<sub>CC</sub> (V<sub>CC</sub> - 0.3 V to V<sub>CC</sub>) D<sub>11</sub> (V<sub>PP</sub>) at V<sub>CC</sub> (V<sub>CC</sub> - 0.3 V to V<sub>CC</sub>) for the HD4074629

5. The required voltage for RAM data retention.

I/O Characteristics for Standard Pins (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	$V_{IH}$	D <sub>10</sub> , D <sub>11</sub> , R0–R7	0.7V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	_	
Input low voltage	V <sub>IL</sub>	D <sub>10</sub> , D <sub>11</sub> , R0–R7	-0.3	_	0.3V <sub>CC</sub>	V	_	
Output high voltage	V <sub>OH</sub>	R0-R7	V <sub>CC</sub> - 1.0	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V <sub>OL</sub>	R0–R7	_	_	0.4	V	I <sub>OL</sub> = 0.4 mA	
I/O leakage		D <sub>10</sub> , R0–R7	_	_	1	μΑ	V <sub>in</sub> = 0 V to V <sub>CC</sub>	1
current		D <sub>11</sub>	_	_	1	μΑ	HD404628R, HD4046212R, HD404629R: V <sub>in</sub> = 0 V to V <sub>CC</sub>	1
			_	_	1	μА	HD4074629: $V_{in} = V_{CC} - 0.3 \text{ V}$ to $V_{CC}$	1
			_	_	20	μА	HD4074629: V <sub>in</sub> = 0 V to 0.3 V	1
Pull-up MOS current	–I <sub>PU</sub>	R0-R7	5	30	90	μА	V <sub>CC</sub> = 3.0 V, V <sub>in</sub> = 0 V	

Note: 1. Output buffer current is excluded.

I/O Characteristics for High-Current Pins (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}=2.7$  to 6.0 V, GND = 0 V,  $T_a=-20^{\circ}$ C to +75°C; HD4074629:  $V_{\rm CC}=2.7$  to 5.5 V, GND = 0 V,  $T_a=-20^{\circ}$ C to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Input high voltage	$V_{IH}$	D <sub>0</sub> –D <sub>9</sub>	0.7V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	_	
Input low voltage	V <sub>IL</sub>	D <sub>0</sub> -D <sub>9</sub>	-0.3	_	0.3V <sub>CC</sub>	V	_	
Output high voltage	V <sub>OH</sub>	D <sub>0</sub> -D <sub>9</sub>	V <sub>CC</sub> - 1.0	_	_	V	-I <sub>OH</sub> = 0.5 mA	
Output low	V <sub>OL</sub>	D <sub>0</sub> –D <sub>9</sub>	_	_	0.4	V	I <sub>OL</sub> = 0.4 mA	
voltage			_	_	2.0	V	$I_{OL} = 15 \text{ mA},$ $V_{CC} = 4.5 \text{ V to } 6.0 \text{ V}$	1
I/O leakage current	I <sub>I L</sub>	D <sub>0</sub> –D <sub>9</sub>	_	_	1	μА	$V_{in} = 0 \text{ V to } V_{CC}$	2
Pull-up MOS current	−I <sub>PU</sub>	D <sub>0</sub> -D <sub>9</sub>	5	30	90	μΑ	$V_{CC} = 3 \text{ V},$ $V_{in} = 0 \text{ V}$	

Note: 1. The test condition of HD4074629 is  $V_{CC} = 4.5 \text{ V}$  to 5.5 V.

2. Output buffer current is excluded.

LCD Circuit Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Segment driver voltage drop	$V_{DS}$	SEG1-SEG52	_	_	0.6	V	$I_{PD} = 3 \mu A$	1
Common driver voltage drop	$V_{DC}$	COM1-COM4	_	_	0.3	V	$I_{PD} = 3 \mu A$	1
LCD power supply division resistance	$R_{W}$	— (HD404628R, HD4046212R, HD404629R)	50	300	900	kΩ	Between $V_1$ and GND	
		— (HD4074629)	100	300	900		_	
LCD voltage	V <sub>LCD</sub>	V <sub>1</sub>	2.7	_	V <sub>cc</sub>	V	_	2

Notes: 1.  $V_{DS}$  and  $V_{DC}$  are the voltage drops from power supply pins  $V_1$ ,  $V_2$ ,  $V_3$ , and GND to each segment pin and each common pin, respectively.

2. When  $V_{LCD}$  is supplied from an external source, the following relations must be retained:  $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND$ 

DTMF Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

Item	Symbol	Pin	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes
Tone output voltage (1)	$V_{OR}$	TONER	500	660	_	${\rm mV}_{\rm rms}$	$VT_{ref} - GND = 2.0 V$ , R <sub>L</sub> = 100 k $\Omega$	1
Tone output voltage (2)	V <sub>oc</sub>	TONEC	520	690	_	${\sf mV}_{\sf rms}$	$VT_{ref} - GND = 2.0 V$ , R <sub>L</sub> = 100 k $\Omega$	1
Tone output distortion	% <sub>DIS</sub>	_	_	3	7	%	Short circuit between TONER and TONEC, R $_{L}$ = 100 k $\Omega$	2
Tone output ratio	dB <sub>CR</sub>	_	_	2.5	_	dB	Short circuit between TONER and TONEC, R $_{L}$ = 100 k $\Omega$	2

Notes: 1. See figure 106.

- 2. See figure 107.
- 3. 400 kHz, 800 kHz, 2 MHz, or 4 MHz can be used as the operating frequency ( $f_{osc}$ ).

A/D Converter Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}=2.7$  to 6.0 V, GND = 0 V,  $T_a=-20^{\circ}\rm C$  to +75°C; HD4074629:  $V_{\rm CC}=2.7$  to 5.5 V, GND = 0 V,  $T_a=-20^{\circ}\rm C$  to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Analog power voltage	AV <sub>CC</sub>	AV <sub>CC</sub>	V <sub>CC</sub> - 0.3	V <sub>cc</sub>	V <sub>cc</sub> + 0.3	V	AV <sub>CC</sub> ≥ 2.7 V	
Analog input voltage	$AV_{in}$	AN <sub>0</sub> -AN <sub>3</sub>	AV <sub>SS</sub>	_	AV <sub>cc</sub>	V	_	
Current between AV <sub>CC</sub> and AV <sub>ss</sub>	I <sub>AD</sub>	— (HD404628R, HD4046212R, HD404629R)	_	_	250	μА	$V_{CC} = AV_{CC} = 5.0 \text{ V}$	
		— (HD4074629)	_	50	150	_		
Analog input capacitance	CA <sub>in</sub>	AN <sub>0</sub> -AN <sub>3</sub>	_	15	_	pF	_	
Resolution	_	_	8	8	8	Bit	_	
Number of inputs	_	_	0	_	4	Chan- nel	_	
Absolute accuracy	_	_	_	_	± 2.0	LSB	$T_a = 25^{\circ}C,$ $V_{CC} = 4.5-5.5 \text{ V}$	
Conversion time	_	_	34	_	67	t <sub>cyc</sub>	_	
Input impedance	_	AN <sub>0</sub> -AN <sub>3</sub>	1	_	_	МΩ	$f_{OSC} = 1 \text{ MHz},$ $V_{in} = 0.0 \text{ V}$	

AC Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
Clock oscillation	f <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	400	_	kHz	1/4 division	1
frequency			_	800	_	kHz	1/4 division	1
			_	2	_	MHz	1/4 division	1
			_	4	_	MHz	1/4 division; HD404628, HD4046212, HD404629: V <sub>CC</sub> = 3.0 to 6.0 V	1
		X1, X2		32.768	_	kHz	_	
Instruction cycle	$t_{cyc}$	_		10	_	μs	$f_{OSC} = 400 \text{ kHz}$	
time			_	5	_	μs	$f_{OSC} = 800 \text{ kHz}$	
			_	2	_	μs	f <sub>OSC</sub> = 2 MHz	
			_	1	_	μs	$f_{\rm OSC} = 4 \ \rm MHz; \\ HD404628, \\ HD4046212, \\ HD404629: \\ V_{\rm CC} = 3.0 \ \rm to \ 6.0 \ V$	
	t <sub>subcyc</sub>	_	_	244.14	_	μs	32-kHz oscillator, 1/8 division	
			_	122.07	_	μs	32-kHz oscillator, 1/4 division	
Oscillation	t <sub>RC</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	_	7.5	ms	Ceramic oscillator	2
stabilization time		OSC <sub>1</sub> , OSC <sub>2</sub> (HD404628R, HD4046212R, HD404629R)	_	_	30	ms	Crystal oscillator $V_{CC} = 3.0 \text{ to } 6.0 \text{ V}$	2
		X1, X2	_	_	3	S	$T_a = -10^{\circ}\text{C} \text{ to}$ +60°C	3
External clock	t <sub>CPH</sub>	OSC <sub>1</sub>	1100	_	_	ns	f <sub>OSC</sub> = 400 kHz	4
high width			550	_	_	ns	f <sub>OSC</sub> = 800 kHz	4
			215	_	_	ns	f <sub>OSC</sub> = 2 MHz	4
			105	_	_	ns	f <sub>OSC</sub> = 4 MHz	4
External clock	t <sub>CPL</sub>	OSC <sub>1</sub>	1100	_	_	ns	f <sub>OSC</sub> = 400 kHz	4
low width			550	_	_	ns	f <sub>OSC</sub> = 800 kHz	4
			215	_	_	ns	f <sub>OSC</sub> = 2 MHz	4
			105	_	_	ns	f <sub>OSC</sub> = 4 MHz	4
External clock	t <sub>CPr</sub>	OSC <sub>1</sub>	_	_	150	ns	f <sub>OSC</sub> = 400 kHz	4
rise time				_	75	ns	f <sub>OSC</sub> = 800 kHz	4
				_	35	ns	f <sub>OSC</sub> = 2 MHz	4
			_	_	20	ns	f <sub>OSC</sub> = 4 MHz	4

Notes on next page.

Itam

AC Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{CC} = 2.7$  to 6.0 V, GND = 0 V,  $T_a = -20^{\circ}$ C to +75°C; HD4074629:  $V_{CC} = 2.7$  to 5.5 V, GND = 0 V,  $T_a = -20^{\circ}$ C to +75°C, unless otherwise specified) (cont)

Din(c)

Symbol

Item	Symbol	Pin(s)	Min	Тур	Max	Unit	Test Condition	Notes
External clock	t <sub>CPf</sub>	OSC <sub>1</sub>	_	_	150	ns	f <sub>OSC</sub> = 400 kHz	4
fall time			_	_	75	ns	$f_{OSC} = 800 \text{ kHz}$	4
			_	_	35	ns	f <sub>OSC</sub> = 2 MHz	4
			_	_	20	ns	$f_{OSC} = 4 \text{ MHz}$	4
INT <sub>0</sub> −INT <sub>4</sub> , EVNB , EVND high widths	t <sub>i H</sub>	$\overline{\text{INT}}_0$ - $\overline{\text{INT}}_4$ , $\overline{\text{EVNB}}$ , $\overline{\text{EVND}}$	2	_	_	t <sub>cyc</sub> / t <sub>subcyc</sub>	_	5
$\overline{\text{INT}}_0\text{-INT}_4, \ \overline{\text{EVNB}}\ ,$ EVND low widths	t <sub>I L</sub>	$\overline{\text{INT}}_0$ – $\overline{\text{INT}}_4$ , $\overline{\text{EVNB}}$ , $\overline{\text{EVND}}$	2	_	_	t <sub>cyc</sub> / t <sub>subcyc</sub>	_	5
RESET high width	t <sub>RSTH</sub>	RESET	2	_	_	t <sub>cyc</sub>	_	6
STOPC low width	t <sub>STPL</sub>	STOPC	1	_	_	t <sub>RC</sub>	_	7
RESET fall time	t <sub>RSTf</sub>	RESET	_	_	20	ms	_	6
STOPC rise time	t <sub>STPr</sub>	STOPC	_	_	20	ms	_	7
Input capacitance	C <sub>in</sub>	All pins except D <sub>11</sub>	_	_	15	pF	f = 1 MHz $V_{in} = 0 V$ ,	
		D <sub>11</sub>	_	_	15	pF	HD404628R, HD4046212R, HD404629R: f = 1 MHz, V <sub>in</sub> = 0 V	
			_	_	180	pF	HD4074629: f = 1 MHz, V <sub>in</sub> = 0 V	

Notes: 1. Be sure to set system clock selection register (SSR) bits SSR1 and SSR0 to match the system clock oscillator frequency.

- 2. Applies to voltage ranges  $V_{cc}$  = 3.5 to 5.5 V for the HD4074629.
- 3. There are three oscillator stabilization times.
  - (1) At power on, the time between the point where  $V_{\rm CC}$  reaches 2.7 V and the point where oscillation has stabilized.
  - (2) At clearing stop mode, the time between the point where the RESET pin reaches the high level and the point where oscillation has stabilized.
  - (3) At clearing stop mode, the time between the point where the STOPC pin reaches the low level and the point where oscillation has stabilized.
    - At power on or when stop mode is cleared, RESET or  $\overline{\text{STOPC}}$  must be input for at least  $t_{\text{RC}}$  to ensure the oscillation stabilization time.
    - Since the oscillator stabilization time will depend on circuit constants and stray capacitances, determine the oscillator by consulting with the oscillator's manufacturer.
    - Be sure to set miscellaneous register (MIS) bits MIS1 and MIS0 to match the system clock oscillator stabilization time.
- 4. Refer to figure 108.
- 5. Refer to figure 109. The  $t_{\text{cyc}}$  unit applies when the MCU is in standby or active mode. The  $t_{\text{subcyc}}$  unit applies when the MCU is in watch or subactive mode.
- 6. Refer to figure 110.
- 7. Refer to figure 111.

Serial Interface Timing Characteristics (HD404628R, HD4046212R, HD404629R:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20°C to +75°C; HD4074629:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified)

#### **During Transmit Clock Output**

Item	Symbol	Pin	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes
Transmit clock cycle time	t <sub>Scyc</sub>	SCK	1.0	_	_	t <sub>cyc</sub>	Load shown in figure 113	1
Transmit clock high width	t <sub>SCKH</sub>	SCK	0.5	_	_	t <sub>Scyc</sub>	Load shown in figure 113	1
Transmit clock low width	t <sub>SCKL</sub>	SCK	0.5	_	_	t <sub>Scyc</sub>	Load shown in figure 113	1
Transmit clock rise time	t <sub>SCKr</sub>	SCK	_	_	200	ns	Load shown in figure 113	1
Transmit clock fall time	t <sub>SCKf</sub>	SCK	_	_	200	ns	Load shown in figure 113	1
Serial output data delay time	t <sub>DSO</sub>	SO	_	_	500	ns	Load shown in figure 113	1
Serial input data setup time	t <sub>SSI</sub>	SI	300	_	_	ns	_	1
Serial input data hold time	t <sub>HSI</sub>	SI	300	_	_	ns	_	1

Note: 1. Refer to figure 112.

#### **During Transmit Clock Input**

Item	Symbol	Pin	Min	Тур	Max	Unit	Test Condition	Notes
Transmit clock cycle time	t <sub>Scyc</sub>	SCK	1.0	_	_	t <sub>cyc</sub>	_	1
Transmit clock high width	t <sub>sckh</sub>	SCK	0.5	_	_	tScyc	_	1
Transmit clock low width	t <sub>SCKL</sub>	SCK	0.5	_	_	t <sub>Scyc</sub>	_	1
Transmit clock rise time	t <sub>SCKr</sub>	SCK	_	_	200	ns	_	1
Transmit clock fall time	t <sub>SCKf</sub>	SCK	_	_	200	ns	_	1
Serial output data delay time	t <sub>DSO</sub>	SO	_	_	500	ns	Load shown in figure 113	1
Serial input data setup time	t <sub>SSI</sub>	SI	300	_	_	ns	_	1
Serial input data hold time	t <sub>HSI</sub>	SI	300	_	_	ns	_	1

Note: 1. Refer to figure 112.




Figure 111 Tone Output Load Circuit




Figure 112 Distortion and  $dB_{CR}$  Load Circuit




Figure 113 External Clock Timing




Figure 114 Interrupt Timing




Figure 115 Reset Timing




Figure 116 STOPC Timing




Figure 117 Serial Interface Timing





Figure 118 Timing Load Circuit

#### **Notes on ROM Out**

Please pay attention to the following items regarding ROM out.

On ROM out, fill the ROM area indicated below with 1s to create the same data size as a 16-kword version (HD404629R). A 16-kword data size is required to change ROM data to mask manufacturing data since the program used is for a 16-kword version.

This limitation applies when using an EPROM or a data base.



### HD404628R/HD4046212R/ HD404629R Option List

Please check off the a	ppropriate applica	tions and enter the n	ecessary information	on.
Date of order /	/	_		
Customer	· · · · · · · · · · · · · · · · · · ·	_		
Department		_		
Name		<u> </u>		
ROM code name		_		
LSI number		=		
(Hitachi entry)				
		_		
1. ROM Size				
☐ HD404628R	8-kword			
☐ HD4046212R	12-kword			
☐ HD404629R	16-kword			
2. Optional Function	n.			
<u>_</u> -		b tll-		
_	PU operation, with tir			
		h time-base for clock		
Note: * Options marke		hout time-base for clock		(4. )(0)
	first type below	(the upper bits and lartype (including ZTA		ed together), when using th
	lower bits are mixed		ve bits and lower five l	pits are programmed to the
_		·	s and lower five bits a	re programmed to different
4. System Oscillator	(OSC1 and OSC2	2)		
☐ Ceramic oscillator	f =	MHz		
☐ Crystal oscillator	f =	MHz		
External clock	f =	MHz		
5. Stop Mode Used Not used				
6. Package				
☐ FP-100A				
☐ FP-100B				
☐ TED 100B				

#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/
Europe : http://www.hitachi-eu.com/hel/ecg

Asia (Singapore)
Asia (Singapore)
Asia (Taiwan)
Asia (Taiwan)
Asia (HongKong)

http://www.has.hitachi.com.sg/grp3/sicd/index.htm

http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm

http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan : http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd.

Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <855 / 2), 735, 9218

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.