

STC9120C/M

CMOS 1,200 bps MSK MODEM

- Minimum External Parts Required
- 1200 bps for Full-duplex or Half-duplex System
- Low Supply Current
- On-chip Carrier Detector


■ DESCRIPTION

The STC9120C/M is a single chip CMOS 1200 bps MSK MODEM for full-duplex or half-duplex radio communication equipment. The modulator provides a low-distortion sinusoidal output and a sync clock output. A receiving low-pass filter, a differentially coherent detector and a clock regenerator makes up the demodulator incorporating a MSK signal carrier detector, the STC9120C/M offers a high-performance MSK MODEM with a minimum of external parts.


■ FEATURES

- 1200 bps full-duplex/half-duplex MSK MODEM
- Low supply current
- 5.5296 MHz crystal oscillator, or external 5.5296 MHz clock input
- Minimized external parts
- Built-in MSK signal carrier detect circuit
- TTL compatible input/output (except for terminals OSC1, OSC2, CLC, TBK and TST)
- Transmitting/receiving filter based on SCF (Switched Capacitor Filter) technology
- Little group delay distortion at the pass band
- Single power supply (+5V)
- Package....STC9120C 24-pin DIP(plastic)
STC9120M 24-pin SOP(plastic)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION (common to DIP and SOP)



■ PIN DESCRIPTION

Pin name	Pin No.	Functions
OSC1	1	5.5296 MHz (CLC = "L") or 2.7648 MHz (CLC = "H") crystal oscillator circuit or external clock input terminal.
OSC2	2	Crystal oscillator output terminal
CLC*1	3	Input terminal for oscillator frequency division control (with pull-down resistor)
TIR*2	4	Input terminal that resets the 1-bit data transmit interruption flip-flop (without pull-down resistor)
TCL	5	Transmit data sync clock signal output terminal
TIO	6	Output terminal for the 1-bit data transmit interruption flip-flop
RCL	7	Output terminal of sync clock signals regenerated from demodulated data

RDT	8	Output terminal of demodulated receive data
RIO	9	Output terminal for the 1-bit data receive interruption flip-flop
RIR*2	10	Input terminal that resets the 1-bit data receive interruption flip-flop (without pull-down resistor)
NBW*2	11	Input terminal that controls selection of DPLL circuit lock-in range (narrow/wide) (without pull-down resistor) Narrow..... high level Wide..... low level
Vss	12	Supply voltage (0V)
TDI*2	13	Input terminal of NRZ signals to be transmitted (without pull-down resistor)
MON*2	14	Input terminal for MSK signal transmit control (without pull-down resistor)
GNI	15	Input terminal of intermediate point reference voltage for power supply
GNO	16	Output terminal of intermediate point reference voltage for built-in operational amplifier
MOP	17	MSK signal output terminal
BPO	18	Receiving band low-pass filter output monitor terminal (normally non-connected)
MDO	19	MSK signal carrier detector output terminal
CDC	20	Input terminal for application of offset voltage to set MSK signal carrier detection threshold value (with C-R connected externally)
MIP	21	MSK signal input terminal
TBK*1	22	Function test terminal (normally non-connected; with pull-down resistor)
TST*1	23	Function test terminal (normally non-connected; with pull-down resistor)
VDD	24	Supply voltage (+5V)

*1 These input terminals are pulled down with a resistor, typically 500 k Ω . It is recommended that they are directly pulled down to VDD; not left open, when they are not used, regarding to noise effect.

*2 These input terminals are input gate floating type. When not used, they must be directly pulled down to VSS; not left open.

■ ABSOLUTE MAXIMUM RATINGS

(VSS = 0V, Ta = 25°C)

Parameter	Symbol	Ratings	Unit
Supply voltage	VDD	-0.3 to 8.0	V
Input voltage*	VI	-0.3 to VDD +0.3	V
Output voltage	VO	-0.3 to VDD +0.3	V
Power dissipation	PD (Max)	500	mW
Operating temperature	Topr	-25 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature and time	Tsol	260°C, 10 s (at lead)	-

■ ELECTRICAL CHARACTERISTICS

● DC Characteristics

(VDD = 5.0V, VSS = 0V and Ta = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	VDD		4.5	5.0	5.5	V
Supply current	IDD	fosc = 5.5296 MHz	—	6	12	mA
"L" level input voltage	VIL1	OSC1	VSS	—	VSS +0.3	V
"H" level input voltage	VIH1		VDD -0.3	—	VDD	V
Input frequency	FI1		—	5.5296	—	MHz
Input current	II1	VIH1 = 5V	—	0.5	—	μA
"L" level input voltage	VIL2	CLC, TBK, TST	VSS	—	VSS +0.3	V
"H" level input voltage	VIH2		VDD -0.3	—	VDD	V
Pull-down resistance	R12		200	500	1250	kΩ
"L" level input voltage	VIL3	NBW, RIR*3, RIE*3 TDT, MON	0	—	0.8	V
"H" level input voltage	VIH3		2.4	—	VDD	V
Input impedance	R14	MIP	70	120	190	kΩ
Input signal voltage	V14	Sinewave input	—	1.0	2.0*4	Vp-P
"L" level output voltage	VOL1	RCL, RDT RIO, MDO	VSS	—	0.5	V
"H" level output voltage	VOH1	TCL, TIO				
Mark output voltage	VOM	Load resistance: Min 10 kΩ	0.9	1.0	1.1	Vp-P
Space signal output voltage	VOS		0.9	1.0	1.1	Vp-P


*3 The reset pulse width must be at least 1 μs.

*4 The maximum input level should be adjusted not so as to happen a malfunction.


● Filter Specifications

(VDD = 5.0V, VSS = 0V and Ta = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
3 dB band width (Low Band)	FCL1	Receiving band-pass filter	600	700	800	Hz
3 dB band width (High Band)	FCH1	Butterworth	2000	2400	2800	Hz
Insertion loss	LB1	10 order	-2	0	2	dB
3 dB band width (High Band)	FC2	Transmitting low band-pass	4250	5000	5750	Hz
Insertion loss	LB2	filter Butterworth 5 order	-2	0	2	dB
3 dB band width (High Band)	FC3	Receiving low band-pass filter	1000	1200	1400	Hz
Insertion loss	LB3	Butterworth 3 order	-2	0	2	dB




Band Pass Filter Frequency Characteristics



Band Pass Filter Group Delay Characteristics

■ DATA INPUT/OUTPUT TIMING CHART


● Data Transmit Timing Chart



*5 When data transmission starts, MON must go to "H" level within about 833 μ s following the leading edge of the TCL. When the data transmission ends, MON must go to "L" level at the leading edge of the next TCL following the transmission of the last bit of MOP.

*6 For TDT, data must be set within about 833 μ s after the occurrence of an interrupt.

● Data Receive Timing Chart



*7 RDT must be read within about 833 μ s following the leading edge of RCL.

■ PACKAGE DIMENSIONS

