

T-46-13-47

7964142 SAMSUNG SEMICONDUCTOR INC
CPL24

02E 06679 D
CMOS Programmable Logic Array
24-Pin Series

FEATURES/BENEFITS

- High-speed CMOS equivalent to Bipolar PALs
- CMOS UV-erasable EPROM cell to allow reprogrammability
- Low power (45 mA Max. I_{CC}) and Standard (70 mA Max. I_{CC}) versions
- Two speed grades ($t_{PD} = 25ns$ Max. and $t_{PD} = 35ns$ Max.)
- >2000V ESD input and output protection
- 100% functional and AC tested
- 100% programming tested
- Programmable security bit to prevent pattern duplication
- Register preload for register initialization
- Programmable three-state outputs


DESCRIPTION

The CPL24 Series devices are high-speed, UV-erasable, electrically programmable CMOS logic replacements of the Bipolar PAL24 family. They utilize the familiar sum-of-products form (AND array followed by an OR array) allowing the user to customize logic to his/her needs.

Five devices are offered in the CPL24 Series. They are: the CPL20L10, the CPL20L8, the CPL20R4, the CPL20R6, and the CPL20R8. Each of these devices has 20 array inputs. The CPL20L10 has 10 outputs and the others have 8 outputs. All the outputs to the CPL16L8 and CPL20L10 are combinatorial, while all outputs to the CPL20R8 are registered. In contrast, the CPL20R4 has 4 registered and 4 combinatorial outputs and the CPL20R6 has 6 registered and 2 combinatorial outputs. Each combinatorial output in the CPL20R6 and CPL20R4 devices serves as an I/O pin. The CPL20L10 device has 8 I/O pins, and the CPL20L8 device has 6 I/O pins.


3

LOGIC SYMBOLS AND PINOUTS



T-46-13-47

LOGIC SYMBOLS AND PINOUTS (Continued)



DESCRIPTION (Continued)

The CPL devices are manufactured using a 1.2 micron EPROM technology which offers low power dissipation (45/70 mA maximum I_{CC}) combined with high performance (25ns maximum propagation delay). Because the CPL devices are erasable, they can be thoroughly tested for programming, functional and AC integrity, resulting in high-reliability and 100% programming yields.

The CPL24 devices are housed in 24-pin plastic DIP, SOIC, and windowed CERDIP packages, as well as a 28-pin PLCC package. The windowed CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram it with a different pattern. The plastic DIP, PLCC, and SOIC devices are one-time-programmable (OTP) and may not be erased.

Register Preload

The register preload feature of the CPL24 Series allows output pins to be loaded with arbitrary states, making functional testing easier than ever.

Security Bit

All CPL24 devices feature a security bit. The security bit allows the user to protect his/her design against unauthorized duplication. When the security bit is set, the contents of the programmable-cell array may not be accessed in Read or Verify modes. Since the CPL devices do not have visible fuses, they offer enhanced security over what is available in bipolar PAL devices.

Test Array

Another feature of the devices in the CPL24 Series is the on-chip test array. It is programmed for final functional and AC testing of the devices after they have been packaged (even if the security bits have been programmed). In the normal operation of the device, the test arrays are not accessed. In the test mode of operation, only the input terms in the shaded portion of the functional block diagram are accessed. The test array facilitates high-reliability as well as simple and short testing.

T-46-13-47

ERASURE (windowed-CERDIP only)

The CPL devices will erase by light at wavelengths of under 4000 Angstroms. The window must be covered by an opaque label to prevent erasure by exposure to sunlight or fluorescent lighting.

Recommended dose of ultraviolet light for erasure:
Wavelength of 2537 Angstroms
(minimum dose -- 25 Wsec/cm²)

If an ultraviolet lamp with a 12mW/CM² power rating is used, 30 to 35 minutes of erasure time will suffice. The lamp must be closer than 1 inch from the window to guarantee optimal erasing conditions. Exposure to high intensity UV light for an extended period of time may cause permanent damage to the CPL devices. The maximum dosage recommended is 7250 Wsec/cm².

CPL24 ABSOLUTE MAXIMUM RATINGS (Note 1)

Item	Symbol	Rating	Unit
Supply Voltage	V _{CC}	-0.5 to +7.0	V
DC Input Voltage	V _{IN} (I _{IN} ≤ 20mA)	-3.0 to +7.0	V
Off-State DC Output Voltage	V _O	-0.5 to V _{CC} +0.5	V
DC Programming Voltage	V _{PP}	14.0	V
Storage Temperature	T _{STG}	-65 to +150	°C
Power Dissipation per Package	P _D (Note 2)	500	mW

Note 1: Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only, and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

Note 2: Power dissipation temperature derating:
Plastic Package (N): -12mW/°C from 65°C to 85°C
Ceramic Package (J): -12mW/°C from 100°C to 125°C

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	Rating	Unit
Supply Voltage	V _{CC}	4.5 to 5.5	V
DC Input and Output (Off-State) Voltages	V _{IN} , V _O (Note 3)	0 to V _{CC}	V
Operating Temperature Range, Commercial	T _A	0 to +70	°C
Operating Temperature Range, Military	T _A	-55 to +125	°C

Note 3: Unused inputs must always be tied to an appropriate logic voltage level (either V_{CC} or GND).

T-46-13-47

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions

Parameter	Symbol	Test Conditions	Min	Max	Unit
Low Level Input Voltage	V_{IL}	(Note 4)		0.8	V
High Level Input Voltage	V_{IH}	(Note 4)	2.0		V
Input Current	I_{IN}	$0 < V_{IN} < V_{CC}$	-10	10	μA
Low Level Output Voltage	V_{OL}	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	V
		Military $I_{OL} = 12\text{mA}$ Commercial $I_{OL} = 24\text{mA}$			
High Level Output Voltage	V_{OH}	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		2.4	V
		Military $I_{OH} = -2\text{mA}$ Commercial $I_{OH} = -3.2\text{mA}$			
Off-State Output Leakage Current	I_{OZL}	$V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$		-100	μA
	I_{OZH}				
				100	
Output Short-Circuit Current	I_{OS}	$V_{CC} = \text{Max}$, $V_O = 0.5V$ (Note 5)		-300	mA
Power Supply Current	I_{CC}	All inputs = GND $V_{CC} = \text{Max}$ $I_{OUT} = 0\text{mA}$	"L"	45	mA
			STD	70	mA
			MIL	70	mA

Note 4: These are absolute values with respect to device ground. The applied voltage plus overshoots due to system and/or tester noise must not exceed these worst-case values.

Note 5: Only one output shorted at a time. Duration of the short circuit should not be more than one second. $V_O = 0.5V$ has been chosen to avoid test problems caused by tester ground degradation.

T-46-13-47

CPL 24 AC ELECTRICAL CHARACTERISTICS


Over Recommended Operating Conditions (Note 6)

Parameter	Symbol	Commercial				Military				Unit
		-25		-35		-25		-35		
		Min	Max	Min	Max	Min	Max	Min	Max	
Input or Feedback to Non-Registered Output, 20R6, 20R4, 20L8, 20L10	t_{PD}		25		35		30		40	ns
Clock to Registered Output or Feedback, 20R8, 20R6, 20R4	t_{CO}		15		25		20		25	ns
Pin 13 to Output Enable, 20R8, 20R6, 20R4	t_{PZX13}		20		25		25		25	ns
Pin 13 to Output Disable, 20R8, 20R6, 20R4	t_{PXZ13}		20		25		25		25	ns
Input to Output Enable, 20R6, 20R4, 20L8, 20L10	t_{PZX}		25		35		30		40	ns
Input to Output Disable, 20R6, 20R4, 20L8, 20L10	t_{PXZ}		25		35		30		45	ns
Setup Time from Input or Feedback to Clock, 20R8, 20R6, 20R4	t_{SU}	20		30		25		35		ns
Hold Time, 20R8, 20R6, 20R4	t_H	0		0		0		0		ns
Clock Width (High or Low)	t_W	15		20		20		25		ns
Clock Period	t_P	35		55		45		60		ns
Maximum Frequency	f_{MAX}	28.5		18		22		16.5		MHz

Note 6: Input rise and fall times (10% to 90% of V_{CC}): $t_r = t_f \leq 6ns$.

3

AC Test Circuit




Resistor Values (Ω)

	R1	R2
COM'L	200	390
MIL	390	750

CPL24 WAVEFORMS

T-46-13-47



Note 7: C_L includes load and test jig capacitance.

Note 8: t_{pd} is tested with switch S_1 closed and $C_L = 50\text{pF}$.


Note 9: For 3-State outputs, output enable times are tested with $C_L = 50\text{pF}$ to the 1.5V level; S_1 is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with $C_L = 5\text{pF}$. HIGH to high impedance tests are made to an output voltage of $V_{OH} - 0.5\text{V}$ with S_1 open; LOW to high impedance tests are made to the $V_{OL} = 0.5\text{V}$ level with S_1 closed.

CPL24 FUNCTIONAL LOGIC DIAGRAMS

T-46-13-47

CPL20L10

INPUTS (0-39)




3

CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)


T-46-13-47

CPL20L8
INPUTS (0-39)



T-46-13-47

CPL20R4
INPUTS (0-39)




3

CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

T-46-13-47

CPL20R6

INPUTS (0-39)




CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

T-46-13-47

CPL20R8




INPUTS (0-39)



3



20 PIN PLASTIC DIP

T-90-20




DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

20 PIN WINDOWED CERDIP




7




DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

T-90-20

24 PIN PLASTIC DIP






24 PIN WINDOWED CERDIP






T-90-20

20 PIN SOIC



DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

24 PIN SOIC




DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

7


20 PIN PLCC

T-90-20



DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

28 PIN PLCC



*BCS - BASIC SPACING BETWEEN CENTERLINES

DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

