### Features

- High-performance, Low-power AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
  - 16K Bytes of In-System Self-programmable Flash Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - 512 Bytes EEPROM
  - Endurance: 100,000 Write/Erase Cycles
  - 1K Bytes Internal SRAM
  - Up to 64K Bytes Optional External Memory Space
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - Two 16-bit Timer/Counters with Separate Prescalers, Compare Modes, and
  - Capture Modes
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - Dual Programmable Serial USARTs
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
  - 35 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
  - 1.8 5.5V for ATmega162V
  - 2.7 5.5V for ATmega162
- Speed Grades
  - 0 8 MHz for ATmega162V (see Figure 113 on page 265)
  - 0 16 MHz for ATmega162 (see Figure 114 on page 265)



8-bit **AVR**<sup>®</sup> Microcontroller with 16K Bytes In-System Programmable Flash

# ATmega162 ATmega162V

## Summary








### **Pin Configurations**

Figure 1. Pinout ATmega162



#### Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

# <sup>2</sup> ATmega162/V

#### **Overview**

**Block Diagram** 

The ATmega162 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega162 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega162 provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K bytes SRAM, an external memory interface, 35 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, four flexible Timer/Counters with compare modes, internal and external interrupts, two serial programmable USARTs, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot Program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega162 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega162 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

The ATmega162 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O locations reserved in the AVR instruction set. To ensure backward compatibility with the ATmega161, all I/O locations present in ATmega161 have the same locations in ATmega162. Some additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF, (i.e., in the ATmega162 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega161 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega161 compatibility mode can be selected by programming the fuse M161C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega161. Also, the Extended Interrupt Vectors are removed. The ATmega162 is 100% pin compatible with ATmega161, and can replace the ATmega161 on current Printed Circuit Boards. However, the location of Fuse bits and the electrical characteristics differs between the two devices.

#### ATmega161 and ATmega162 Compatibility

ATmega161 Compatibility	Programming the M161C will change the following functionality:
Mode	<ul> <li>The extended I/O map will be configured as internal RAM once the M161C Fuse is programmed.</li> </ul>
	<ul> <li>The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 55 for details.</li> </ul>
	<ul> <li>The double buffering of the USART Receive Registers is disabled. See "AVR USART vs. AVR UART – Compatibility" on page 167 for details.</li> </ul>
	<ul> <li>Pin change interrupts are not supported (Control Registers are located in Extended I/O).</li> </ul>
	• One 16 bits Timer/Counter (Timer/Counter1) only. Timer/Counter3 is not accessible.
	Note that the shared UBRRHI Register in ATmega161 is split into two separate registers in ATmega162, UBRR0H and UBRR1H. The location of these registers will not be affected by the ATmega161 compatibility fuse.
Pin Descriptions	
VCC	Digital supply voltage
GND	Ground
Port A (PA7PA0)	Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port A also serves the functions of various special features of the ATmega162 as listed on page 71.
Port B (PB7PB0)	Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port B also serves the functions of various special features of the ATmega162 as listed on page 71.
Port C (PC7PC0)	Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC7(TDI), PC5(TMS) and PC4(TCK) will be activated even if a Reset occurs.
	Port C also serves the functions of the JTAG interface and other special features of the ATmega162 as listed on page 74.



Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port D also serves the functions of various special features of the ATmega162 as listed on page 77.
Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port E also serves the functions of various special features of the ATmega162 as listed on page 80.
Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a Reset, even if the clock is not running. The minimum pulse length is given in Table 18 on page 47. Shorter pulses are not guaranteed to generate a reset.
Input to the Inverting Oscillator amplifier and input to the internal clock operating circuit.
Output from the Inverting Oscillator amplifier.

AIMEL

# 6 ATmega162/V

# ATmega162/V

## **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	_	-	-	_	_	_	_	-	<u> </u>
	Reserved	_			_					
 (0x9E)	Reserved	_	_	_	_	_	_	-	_	
(0x9D)	Reserved	_	_	_	_	_	_	_	_	
(0x9C)	Reserved	-	_	-	_	-	_	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92) (0x91)	Reserved Reserved	-	-	-	-	-	_	-	-	
(0x91) (0x90)	Reserved	_	_	_	_	_	_			
(0x90) (0x8F)	Reserved	_	_	_	_	_				
(0x8F)	Reserved	_	_		_	_	_			
(0x8D)	Reserved	_	_	_	_	_	_	_	_	
(0x8C)	Reserved	_	_	_	_	_	_	_	-	[]
(0x8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	FOC3A	FOC3B	WGM31	WGM30	130
(0x8A)	TCCR3B	ICNC3	ICES3	_	WGM33	WGM32	CS32	CS31	CS30	127
(0x89)	TCNT3H			Time	er/Counter3 – Co	unter Register Hig	gh Byte			132
(0x88)	TCNT3L			Time	er/Counter3 – Co	unter Register Lo	w Byte			132
(0x87)	OCR3AH			Timer/Cou	unter3 – Output C	ompare Register	A High Byte			132
(0x86)	OCR3AL			Timer/Co	unter3 – Output 0	Compare Register	A Low Byte			132
(0x85)	OCR3BH			Timer/Co	unter3 – Output C	ompare Register	B High Byte			132
(0x84)	OCR3BL					Compare Register	B Low Byte			132
(0x83)	Reserved	-	-	-	-	-	_	-	-	
(0x82)	Reserved	-	-		-	-	-	-	-	
(0x81)	ICR3H					Capture Register				133
(0x80)	ICR3L Reserved	_	_	–	_ounter3 – Input	Capture Register –	Low Byte	-	-	133
(0x7F) (0x7E)	Reserved				_	_	_			
(0x7L)	ETIMSK	_		TICIE3	OCIE3A	OCIE3B	TOIE3			134
(0x7C)	ETIFR	_	_	ICF3	OCF3A	OCF3B	TOV3	-	_	135
(0x7B)	Reserved	_	_	-	_	-	-	_	_	
(0x7A)	Reserved	-	-	-	_	-	-	-	-	
(0x79)	Reserved	-	_	-	_	-	_	-	-	
(0x78)	Reserved	-	-	-	-	-	-	-	-	
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	_	-	-	
(0x71)	Reserved Reserved	-	-	-	-	-	-	-	-	┟─────┤
(0x70) (0x6F)	Reserved	-	-	-	-	-	-	-	-	
(0x6F) (0x6E)	Reserved	_	_	_	_	_	_	_	-	
(0x6D)	Reserved	_	_	_	_	_	_			
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	87
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINTO	87
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	Reserved	_	_	-	_	_	_	-	-	
(0x68)	Reserved	_	_	_	_	_	_	_	_	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	Reserved	-	-	-	-	-	-	-	-	
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	Reserved	-	-	-	-	-	-	-	-	
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	39





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x60)	Reserved	-	-	-	-	-	-	-	-	
0x3F (0x5F)	SREG	-	Т	Н	S	V	N	Z	С	8
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C <sup>(2)</sup> (0x5C) <sup>(2)</sup>	UBRR1H	URSEL1					UBRF	R1[11:8]		189
0,000 (0,00)	UCSR1C	URSEL1	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	188
0x3B (0x5B)	GICR	INT1	INT0	INT2	PCIE1	PCIE0	-	IVSEL	IVCE	60, 85
0x3A (0x5A)	GIFR	INTF1	INTF0	INTF2	PCIF1	PCIF0	-	-	-	86
0x39 (0x59)	TIMSK	TOIE1	OCIE1A	OCIE1B	OCIE2	TICIE1	TOIE2	TOIE0	OCIE0	101, 133, 154
0x38 (0x58)	TIFR	TOV1	OCF1A	OCF1B	OCF2	ICF1	TOV2	TOV0	OCF0	102, 135, 155
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	220
0x36 (0x56)	EMCUCR	SM0	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11	ISC2	28,42,84
0x35 (0x55)	MCUCR	SRE	SRW10	SE	SM1	ISC11	ISC10	ISC01	ISC00	28,41,83
0x34 (0x54)	MCUCSR	JTD	-	SM2	JTRF	WDRF	BORF	EXTRF	PORF	41,50,206
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	99
0x32 (0x52)	TCNT0					nter0 (8 Bits)				101
0x31 (0x51)	OCR0					put Compare Re				101
0x30 (0x50)	SFIOR	TSM	XMBK	XMM2	XMM1	XMM0	PUD	PSR2	PSR310	30,69,104,156
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	127
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	130
0x2D (0x4D)	TCNT1H					unter Register Hig				132
0x2C (0x4C)	TCNT1L					unter Register Lo				132
0x2B (0x4B)	OCR1AH					compare Register				132
0x2A (0x4A)	OCR1AL					Compare Register				132
0x29 (0x49)	OCR1BH					compare Register	÷ /			132
0x28 (0x48)	OCR1BL	5000	14/01/00			Compare Register		0001	0000	132
0x27 (0x47)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	148
0x26 (0x46)	ASSR	-	-			AS2	TCON2UB	OCR2UB	TCR2UB	152
0x25 (0x45)	ICR1H					Capture Register	* *			133
0x24 (0x44) 0x23 (0x43)	ICR1L TCNT2			Timer/		Capture Register Inter2 (8 Bits)	LOW Byle			133 151
1 /	OCR2			т.		put Compare Re	riotor			151
0x22 (0x42) 0x21 (0x41)	WDTCR			111	WDCE	WDE	WDP2	WDP1	WDP0	52
0,21 (0,41)	UBRR0H	URSEL0			-	WDL		R0[11:8]	WDF0	189
0x20 <sup>(2)</sup> (0x40) <sup>(2)</sup>	UCSR0C	URSEL0	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	188
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	18
0x1E (0x3E)	EEARL				FEPBOM Addres	s Register Low B			EEXINO	18
0x1D (0x3D)	EEDR					Data Register	,			19
0x1C (0x3C)	EECR	_	_	-	_	EERIE	EEMWE	EEWE	EERE	19
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	81
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	81
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	81
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	81
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	81
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	81
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	81
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	81
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	82
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	82
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	82
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	82
0x0F (0x2F)	SPDR				SPI Da	ta Register				163
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	163
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	161
0x0C (0x2C)	UDR0				USARTO I/C	Data Register				185
0x0B (0x2B)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	185
0x0A (0x2A)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	186
0x09 (0x29)	UBRR0L		n	ι	JSART0 Baud Ra	te Register Low I	Byte		1	189
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	194
0x07 (0x27)	PORTE	_	-	_	-	-	PORTE2	PORTE1	PORTE0	82
0x06 (0x26)	DDRE	-	-	-	-	-	DDE2	DDE1	DDE0	82
0x05 (0x25)	PINE	-	-	-	-	-	PINE2	PINE1	PINE0	82
0x04 <sup>(1)</sup> (0x24) <sup>(1)</sup>	OSCCAL	-	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	37
. ,	OCDR					ebug Register				201
0x03 (0x23) 0x02 (0x22)	UDR1		-			Data Register				185
	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	185

## ATmega162/V

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x21)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	186
0x00 (0x20)	UBRR1L		USART1 Baud Rate Register Low Byte					189		

Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART description for details on how to access UBRRH and UCSRC.

3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





## **Instruction Set Summary**

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	Ş			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd  \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) $<< 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRU	CTIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC $\leftarrow$ PC+k + 1	None	1/2
BRBS	s, k s, k	Branch if Status Flag Set Branch if Status Flag Cleared	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$ if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None None	1/2 1/2
BRBC	s, k	Branch if Status Flag Cleared Branch if Equal	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$ if (Z = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRBC BREQ BRNE	s, k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$ if (Z = 1) then $PC \leftarrow PC + k + 1$ if (Z = 0) then $PC \leftarrow PC + k + 1$	None None None	1/2 1/2 1/2
BRBC BREQ BRNE BRCS	s, k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}{\leftarrow}\text{PC}{+}k+1 \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \end{array}$	None None None None	1/2 1/2 1/2 1/2
BRBC BREQ BRNE BRCS BRCC	s, k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \end{array}$	None       None       None       None       None	1/2 1/2 1/2 1/2 1/2 1/2
BRBC BREQ BRNE BRCS BRCC BRSH	s, k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}{\leftarrow}\text{PC}{+}\text{k}+1 \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k}+1 \\ \end{array}$	None       None       None       None       None       None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO	s, k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{Z}=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \end{array}$	None       None       None       None       None       None       None       None	1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI	s, k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \end{array}$	None	1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL	s, k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \end{array}$	None	1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	s, k       k       k       k       k       k       k       k       k       k       k       k       k       k       k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{c} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N=1) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \text{if } (N \oplus V=0) \text{ then } \text{PC} \leftarrow \text{PC} + \text{k} + 1 \\ \end{array}$	None	1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT	s, k       k       k       k       k       k       k       k       k       k       k       k       k       k       k       k       k       k       k       k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{c} \text{if } (SREG(s)=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \end{array}$	None	1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS	s, k       k	Branch if Status Flag Cleared         Branch if Equal         Branch if Not Equal         Branch if Carry Set         Branch if Carry Cleared         Branch if Same or Higher         Branch if Lower         Branch if Plus         Branch if Greater or Equal, Signed         Branch if Less Than Zero, Signed         Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (SREG(s)=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (H=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \end{array}$	None	1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS BRHC	s, k       k	Branch if Status Flag Cleared         Branch if Equal         Branch if Not Equal         Branch if Carry Set         Branch if Carry Cleared         Branch if Same or Higher         Branch if Lower         Branch if Plus         Branch if Greater or Equal, Signed         Branch if Less Than Zero, Signed         Branch if Half Carry Flag Set         Branch if Half Carry Flag Cleared	$\begin{array}{c} \text{if } (SREG(s)=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (H=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (H=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \end{array}$	None         None	1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRRE BRLT BRLT BRHS BRHC BRTS	s, k         k	Branch if Status Flag Cleared         Branch if Equal         Branch if Not Equal         Branch if Carry Set         Branch if Carry Cleared         Branch if Same or Higher         Branch if Lower         Branch if Minus         Branch if Plus         Branch if Lower requal, Signed         Branch if Greater or Equal, Signed         Branch if Half Carry Flag Set         Branch if Half Carry Flag Cleared         Branch if Half Set	$\begin{array}{c} \text{if } (SREG(s)=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (N=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (N\oplus V=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (H=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (H=0) \text{ then }PC{\leftarrow}PC+k+1 \\ \text{if } (T=1) \text{ then }PC{\leftarrow}PC+k+1 \\ \end{array}$	None         None	1/2           1/2
BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS BRHC	s, k       k	Branch if Status Flag Cleared         Branch if Equal         Branch if Not Equal         Branch if Carry Set         Branch if Carry Cleared         Branch if Same or Higher         Branch if Lower         Branch if Plus         Branch if Greater or Equal, Signed         Branch if Less Than Zero, Signed         Branch if Half Carry Flag Set         Branch if Half Carry Flag Cleared	$\begin{array}{c} \text{if } (SREG(s)=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (Z=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (C=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (N\oplus V=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (H=1) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \text{if } (H=0) \text{ then }PC{\leftarrow}PC{+}k+1 \\ \end{array}$	None         None	1/2           1/2

# ATmega162/V

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X),  X \leftarrow X + 1$	None	2
LD LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1,  \text{Rd} \leftarrow (X) \\ \text{Rd} \leftarrow (Y) \end{array}$	None None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow \operatorname{Rr}$	None	2
ST ST	Z+, Rr -Z, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow \operatorname{Rr}$	None	2
STD	Z+q,Rr	Store Indirect and Pre-Dec. Store Indirect with Displacement	$Z \leftarrow Z - 1, (Z) \leftarrow Hr$ $(Z + q) \leftarrow Hr$	None None	2
STS	k, Rr	Store Direct to SRAM	$(2 + q) \leftarrow n i$ (k) $\leftarrow Rr$	None	2
LPM	к, ги	Load Program Memory	$(n) \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V Z,C,N,V	1
ASR	Rd	Rotate Right Through Carry Arithmetic Shift Right	$\begin{array}{c} Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \end{array}$	Z,C,N,V Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	$C \leftarrow 0$	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	_	Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1	1	1
CLI	_	Global Interrupt Disable	←0		1
SES	-	Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV	+	Clear Twos Complement Overflow	V ← 0	V T	1
SET		Set T in SREG	<u>T←1</u>	Т	1
CLT SEH		Clear T in SREG	T ← 0 H ← 1	H	1
JEN		Set Half Carry Flag in SREG		П	





Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

### **Ordering Information**

Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operation Range
		ATmega162V-8AI	44A	
		ATmega162V-8PI	40P6	
8 <sup>(3)</sup>		ATmega162V-8MI	44M1	Industrial
8(*)	1.8 - 5.5V	ATmega162V-8AU <sup>(2)</sup>	44A	(-40°C to 85°C)
		ATmega162V-8PU <sup>(2)</sup>	40P6	
		ATmega162V-8MU <sup>(2)</sup>	44M1	
	2.7 - 5.5V	ATmega162-16AI	44A	
		ATmega162-16PI	40P6	
d Q(4)		ATmega162-16MI	44M1	Industrial
16 <sup>(4)</sup>		ATmega162-16AU <sup>(2)</sup>	44A	(-40°C to 85°C)
		ATmega162-16PU <sup>(2)</sup>	40P6	
		ATmega162-16MU <sup>(2)</sup>	44M1	

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See Figure 113 on page 265.

4. See Figure 114 on page 265.


	Package Type					
44 <b>A</b>	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)					
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (QFN/MLF)					






## **Packaging Information**

44A




#### 40P6







#### 44M1



### Erratas

The revision letter in this section refers to the revision of the ATmega162 device.

ATmega162, all rev.

There are no errata for this revision of ATmega162. However, a proposal for solving problems regarding the JTAG instruction IDCODE is presented below.

#### IDCODE masks data from TDI input

The public but optional JTAG instruction IDCODE is not implemented correctly according to IEEE1149.1; a logic one is scanned into the shift register instead of the TDI input while shifting the Device ID Register. Hence, captured data from the preceding devices in the boundary scan chain are lost and replaced by all-ones, and data to succeeding devices are replaced by all-ones during Update-DR.

If ATmega162 is the only device in the scan chain, the problem is not visible.

#### **Problem Fix/ Workaround**

Select the Device ID Register of the ATmega162 (Either by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller) to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Note that data to succeeding devices cannot be entered during this scan, but data to preceding devices can. Issue the BYPASS instruction to the ATmega162 to select its Bypass Register while reading the Device ID Registers of preceding devices of the boundary scan chain. Never read data from succeeding devices in the boundary scan chain or upload data to the succeeding devices while the Device ID Register is selected for the ATmega162. Note that the IDCODE instruction is the default instruction selected by the Test-Logic-Reset state of the TAP-controller.

#### Alternative Problem Fix/ Workaround

If the Device IDs of all devices in the boundary scan chain must be captured simultaneously (for instance if blind interrogation is used), the boundary scan chain can be connected in such way that the ATmega162 is the fist device in the chain. Update-DR will still not work for the succeeding devices in the boundary scan chain as long as IDCODE is present in the JTAG Instruction Register, but the Device ID registered cannot be uploaded in any case.





### Datasheet Revision History

Changes from Rev. 2513H-04/06 to Rev. 2513I-02/07

Changes from Rev. 2513G-03/05 to Rev. 2513H-04/06

Changes from Rev. 2513F-09/03 to Rev. 2513G-03/05

Changes from Rev. 2513D-04/03 to Rev. 2513E-09/03 Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

- 1. Updated "Using all 64KB Locations of External Memory" on page 34.
- 2. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 197.
- 3. Updated  $V_{OH}$  conditions in "DC Characteristics" on page 266.
- 1. Added "Resources" on page 7.
- 2. Updated "Calibrated Internal RC Oscillator" on page 38.
- 3. Updated note for Table 19 on page 51.
- 4. Updated "Serial Peripheral Interface SPI" on page 159.
- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "Electrical Characteristics" on page 263
- 3. Updated "Ordering Information" on page 13
- 1. Removed "Preliminary" from the datasheet.
- 2. Added note on Figure 1 on page 2.
- 3. Renamed and updated "On-chip Debug System" to "JTAG Interface and On-chip Debug System" on page 44.
- 4. Updated Table 18 on page 47 and Table 19 on page 49.
- 5. Updated "Test Access Port TAP" on page 196 regarding JTAGEN.
- 6. Updated description for the JTD bit on page 206.
- 7. Added note on JTAGEN in Table 100 on page 232.
- 8. Updated Absolute Maximum Ratings\* and DC Characteristics in "Electrical Characteristics" on page 263.
- 9. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Erratas" on page 17.

Changes from Rev. 2513C-09/02 to Rev. 2513D-04/03

- 1. Updated the "Ordering Information" on page 13 and "Packaging Information" on page 14.
- 2. Updated "Features" on page 1.
- 3. Added characterization plots under "ATmega162 Typical Characteristics" on page 274.

## 18 ATmega162/V

- 4. Added Chip Erase as a first step under "Programming the Flash" on page 259 and "Programming the EEPROM" on page 261.
- 5. Changed CAL7, the highest bit in the OSCCAL Register, to a reserved bit on page 37 and in "Register Summary" on page 7.
- 6. Changed CPCE to CLKPCE on page 39.
- 7. Corrected code examples on page 54.
- 8. Corrected OCn waveforms in Figure 52 on page 119.
- 9. Various minor Timer1 corrections.
- 10. Added note under "Filling the Temporary Buffer (Page Loading)" on page 223 about writing to the EEPROM during an SPM Page Load.
- 11. Added section "EEPROM Write During Power-down Sleep Mode" on page 22.
- 12. Added information about PWM symmetry for Timer0 on page 97 and Timer2 on page 146.
- 13. Updated Table 18 on page 47, Table 20 on page 49, Table 36 on page 76, Table 83 on page 204, Table 110 on page 246, Table 113 on page 266, and Table 114 on page 267.
- 14. Added Figures for "Absolute Maximum Frequency as a function of VCC, ATmega162" on page 265.
- 15. Updated Figure 29 on page 63, Figure 32 on page 67, and Figure 88 on page 209.
- 16. Removed Table 114, "External RC Oscillator, Typical Frequencies<sup>(1)</sup>," on page 265.
- 17. Updated "Electrical Characteristics" on page 263.
- 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

Changes from Rev. 2513B-09/02 to Rev. 2513C-09/02

Changes from Rev. 2513A-05/02 to Rev. 2513B-09/02

#### 1. Added information for ATmega162U.

Information about ATmega162U included in "Features" on page 1, Table 19, "BODLEVEL Fuse Coding," on page 49, and "Ordering Information" on page 13.





#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

#### Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3 France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### **Biometrics**

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France Tel: (33) 4-76-58-47-50 Fax: (33) 4-76-58-47-60

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup>, AVR<sup>®</sup>, and AVR Studio<sup>®</sup> and others are registered trademarks and trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.