

# Memory

## ATL60 SRAMs

### Compiled Gate Level

Compiled Gate Level SRAMs .....	9-2
Common Single Port SRAM Sizes.....	9-2
Common Dual Port SRAM Sizes .....	9-3
Single Port Operation .....	9-5
Best Case Process .....	9-5
Typical Case Process .....	9-6
Worst Case Process.....	9-7
Dual Port Operation .....	9-8
Best Case Process .....	9-8
Typical Case Process .....	9-9
Worst Case Process.....	9-10

## Compiled Gate Level SRAMs

Atmel offers a variety of compiled gate level SRAMs for the ATL60 series of gate arrays. These static asynchronous SRAMs utilize the personalization layers and occupy standard gate array sites. The SRAMs come in either dual port or single port architectures.

The dual port SRAMs have two sets of address inputs, a read address (RD\_ADDR) and a write address (WR\_ADDR). The output of the SRAM is the word which is pointed to by the read address. When the WE (Write Enable) input goes low, the word on the DIN bus is written to the address specified by the write address.

The single port SRAMs have one set of address inputs (ADDR) which control both write and read

operations. The output of the SRAM is always the word which is pointed to by the address inputs. When the WRITE input goes low, the word on the DIN bus is written to the address specified by the address input.

Both single port and dual port SRAMs have enables (OE) on their outputs. The outputs stay high while the output enable signal is high.

The SRAMs can be compiled in depths ranging from 2 words to 32 words. The following tables give size information for some common SRAM sizes. Contact Atmel for the exact size of any SRAM not listed.

## Common Single Port SRAM Sizes

		SRAM Width (bits)				
		8	12	16	24	32
Depth (words)	4	294 sites PRAM4X8SUB32	378 sites PRAM4X12SUB32	462 sites PRAM4X16SUB32	630 sites PRAM4X24SUB32	798 sites PRAM4X32SUB32
	8	490 sites PRAM8X8SUB32	630 sites PRAM8X12SUB32	770 sites PRAM8X16SUB32	1050 sites PRAM8X24SUB32	1330 sites PRAM8X32SUB32
	12	686 sites PRAM12X8SUB32	882 sites PRAM12X12SUB32	1078 sites PRAM12X16SUB32	1470 sites PRAM12X24SUB32	1862 sites PRAM12X32SUB32
	16	882 sites PRAM16X8SUB32	1134 sites PRAM16X12SUB32	1386 sites PRAM16X16SUB32	1890 sites PRAM16X24SUB32	2394 sites PRAM16X32SUB32
	24	1274 sites PRAM24X8	1638 sites PRAM24X12	2002 sites PRAM24X16	2730 sites PRAM24X24	3458 sites PRAM24X32
	32	1666 sites PRAM32X8	2142 sites PRAM32X12	2618 sites PRAM32X16	3570 sites PRAM32X24	4522 sites PRAM32X32


## Common Dual Port SRAM Sizes

		SRAM Width (bits)				
		8	12	16	24	32
DEPTH (words)	4	360 sites PRAM4X8DSUB32	456 sites PRAM4X12DSUB32	552 sites PRAM4X16DSUB32	744 sites PRAM4X24DSUB32	936 sites PRAM4X32DSUB32
	8	570 sites PRAM8X8DSUB32	722 sites PRAM8X12DSUB32	874 sites PRAM8X16DSUB32	1178 sites PRAM8X24DSUB32	1482 sites PRAM8X32DSUB32
	12	780 sites PRAM12X8DSUB32	988 sites PRAM12X12DSUB32	1196 sites PRAM12X16DSUB32	1612 sites PRAM12X24DSUB32	2028 sites PRAM12X32DSUB32
	16	990 sites PRAM16X8DSUB32	1254 sites PRAM16X12DSUB32	1518 sites PRAM16X16DSUB32	2046 sites PRAM16X24DSUB32	2574 sites PRAM16X32DSUB32
	24	1410 sites PRAM24X8D	1786 sites PRAM24X12D	2162 sites PRAM24X16D	2914 sites PRAM24X24D	3666 sites PRAM24X32D
	32	1830 sites PRAM32X8D	2318 sites PRAM32X12D	2806 sites PRAM32X16D	3782 sites PRAM32X24D	4758 sites PRAM32X32D


Below are symbols for 4 x 4 single and dual port SRAMs (PRAM4X4SUB32 and PRAM4X4DSUB32). Note that the unused address inputs must be tied to VSS or the SRAM will not function properly (i.e. ADDR4 is tied low for SRAMs smaller than 18 words, ADDR3 for SRAMs smaller than 10 words,

ADDR2 for SRAMs smaller than 6 words, and ADDR1 for a 2 word SRAM). Unused RD\_ADDR and WR\_ADDR inputs need to be tied to VSS for dual port SRAMs. The SRAMs can be multiplexed to create a deeper SRAM.


**PRAM4X4SUB32**



**PRAM4X4DSUB32**



## PRAM48X4



The following pages contain the SRAM write and read timing which was gathered from running Spice simulations. The write timing was determined by measuring the propagation delay from the WRITE, ADDR, and DIN pins to the memory latch bit on a large (32x36) and small (2x2) SRAM. The times given were measured from the input pins to when the actual data in memory changed. This was done by initializing the SRAM to a specific state such that if only the input pin under analysis changed, the memory bit would be changed. The delays were measured for the memory bit rising and falling. The

longest path to a memory latch bit on the large SRAM represents the maximum delay and the shortest path to a memory latch bit on the small SRAM represents the minimum delay. The setup and hold timing were derived from these delays. The equations used are given with the specifications. The read timing was determined by measuring the propagation delay through the SRAMs. These Spice simulations were run with best, typical, and worst temperature and process conditions. Four unit loads were applied to the SRAM outputs for the Spice simulations.


# Compiled Gate Level SRAMs — Single Port Operation 0.6 $\mu$

## Conditions


Best Case Process, Temperature (T = -55)  
Voltage (VDD = 5.5 Volts)

Output Loading = 4 Unit Loads (4 x .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing




## Write Cycle Propagation Delay



$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}}(\text{MAX}) - \Delta_{\text{WRITE}}(f)(\text{MIN}) = 1.96 \text{ ns} - 0.83 \text{ ns} = 1.13 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(r)(\text{MAX}) - \Delta_{\text{ADDR}}(\text{MIN}) = 0.96 \text{ ns} - 0.82 \text{ ns} = 0.14 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}}(\text{MAX}) - \Delta_{\text{WRITE}}(r)(\text{MIN}) = 0.68 \text{ ns} - 0.12 \text{ ns} = 0.56 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(r)(\text{MAX}) - \Delta_{\text{DIN}}(\text{MIN}) = 0.96 \text{ ns} - 0.03 \text{ ns} = 0.93 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}}(f)(\text{MAX}) = 1.54 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 1.13 \text{ ns} + 0.93 \text{ ns} = 2.06 \text{ ns}
 \end{aligned}$$

## Read Timing




# Compiled Gate Level SRAMs — Single Port Operation 0.6 $\mu$

## Conditions

Typical Case Process, Temperature (T = 25)  
Voltage (VDD = 5.0 Volts)

Output Loading = 4 Unit Loads (4 x .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing



## Write Cycle Propagation Delay

		MINIMUM (SP2x2)	MAXIMUM (SP32x36)
WRITE	$\Delta_{\text{WRITE}}$	$\Delta_{\text{WRITE}}(\text{r})$	0.36 ns
ADDR	$\Delta_{\text{ADDR}}$	$\Delta_{\text{WRITE}}(\text{f})$	1.13 ns
D <sub>IN</sub>	$\Delta_{\text{DIN}}$	$\Delta_{\text{ADDR}}$	1.42 ns
		$\Delta_{\text{DIN}}$	0.20 ns

$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}}(\text{MAX}) - \Delta_{\text{WRITE}}(\text{f})(\text{MIN}) = 3.02 \text{ ns} - 1.13 \text{ ns} = 1.89 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(\text{r})(\text{MAX}) - \Delta_{\text{ADDR}}(\text{MIN}) = 1.51 \text{ ns} - 1.42 \text{ ns} = 0.09 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}}(\text{MAX}) - \Delta_{\text{WRITE}}(\text{r})(\text{MIN}) = 0.92 \text{ ns} - 0.36 \text{ ns} = 0.56 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(\text{r})(\text{MAX}) - \Delta_{\text{DIN}}(\text{MIN}) = 1.51 \text{ ns} - 0.20 \text{ ns} = 1.31 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}}(\text{f})(\text{MAX}) = 2.29 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 1.89 \text{ ns} + 1.31 \text{ ns} = 3.20 \text{ ns}
 \end{aligned}$$

## Read Timing

		MINIMUM (DP2x2)	MAXIMUM (DP32x36)
ADDR	$\text{PD}_{\text{A-D}}$	$\text{PD}_{\text{A-D}}$	1.17 ns
OE	$\text{PD}_{\text{O-D}}$	$\text{PD}_{\text{O-D}}$	0.20 ns
D <sub>OUT</sub>			3.52 ns


# Compiled Gate Level SRAMs — Single Port Operation 0.6 $\mu$

## Conditions


Worst Case Process, Temperature (T = 125)  
Voltage (VDD = 4.5 Volts)

Output Loading = 4 Unit Loads (4 x .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing




## Write Cycle Propagation Delay



	MINIMUM (SP2x2)	MAXIMUM (SP32x36)
$\Delta_{\text{WRITE}}(r)$	0.73 ns	2.53 ns
$\Delta_{\text{WRITE}}(f)$	1.62 ns	3.70 ns
$\Delta_{\text{ADDR}}$	2.50 ns	5.05 ns
$\Delta_{\text{DIN}}$	0.51 ns	1.18 ns

$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}}(\text{MAX}) - \Delta_{\text{WRITE}}(f)(\text{MIN}) = 5.05 \text{ ns} - 1.62 \text{ ns} = 3.43 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(r)(\text{MAX}) - \Delta_{\text{ADDR}}(\text{MIN}) = 2.53 \text{ ns} - 2.50 \text{ ns} = 0.03 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}}(\text{MAX}) - \Delta_{\text{WRITE}}(r)(\text{MIN}) = 1.18 \text{ ns} - 0.73 \text{ ns} = 0.45 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}}(r)(\text{MAX}) - \Delta_{\text{DIN}}(\text{MIN}) = 2.53 \text{ ns} - 0.51 \text{ ns} = 2.02 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}}(f)(\text{MAX}) = 3.70 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 3.43 \text{ ns} + 2.02 \text{ ns} = 5.45 \text{ ns}
 \end{aligned}$$

## Read Timing



	MINIMUM (DP2x2)	MAXIMUM (DP32x36)
$\text{PD}_{\text{A-D}}$	2.13 ns	5.93 ns
$\text{PD}_{\text{O-D}}$	0.44 ns	2.53 ns


# Compiled Gate Level SRAMs — Dual Port Operation 0.6 $\mu$

## Conditions

Best Case Process, Temperature (T=-55)  
Voltage (VDD = 5.5 Volts)

Output Loading = 4 Unit Loads (4 X .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing



## Write Cycle Propagation Delay

		MINIMUM (DP2x2)	MAXIMUM (DP32x36)
WRITE	$\Delta_{\text{WRITE}}$	0.12 ns	0.94 ns
ADDR	$\Delta_{\text{ADDR}}$	0.82 ns	1.57 ns
D <sub>IN</sub>	$\Delta_{\text{DIN}}$	0.55 ns	1.79 ns
		0.08 ns	0.68 ns

$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{f}) (\text{MIN}) = 1.79 \text{ ns} - 0.82 \text{ ns} = 0.97 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{ADDR}} (\text{MIN}) = 0.94 \text{ ns} - 0.55 \text{ ns} = 0.39 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{r}) (\text{MIN}) = 0.68 \text{ ns} - 0.12 \text{ ns} = 0.56 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{DIN}} (\text{MIN}) = 0.94 \text{ ns} - 0.08 \text{ ns} = 0.86 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}} (\text{f}) (\text{MAX}) = 1.57 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 0.97 \text{ ns} + 0.86 \text{ ns} = 1.83 \text{ ns}
 \end{aligned}$$

## Read Timing

		MINIMUM (DP2x2)	MAXIMUM (DP32x36)
ADDR	$\text{PD}_{\text{A-D}}$	0.65 ns	2.27 ns
OE	$\text{PD}_{\text{O-D}}$	0.07 ns	1.18 ns


# Compiled Gate Level SRAMs — Dual Port Operation 0.6μ

## Conditions


Typical Case Process, Temperature (T=25)  
Voltage (VDD = 5.0 Volts)

Output Loading = 4 Unit Loads (4 x .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing




## Write Cycle Propagation Delay



$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{f}) (\text{MIN}) = 2.59 \text{ ns} - 1.11 \text{ ns} = 1.48 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{ADDR}} (\text{MIN}) = 1.48 \text{ ns} - 0.99 \text{ ns} = 0.49 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{r}) (\text{MIN}) = 0.91 \text{ ns} - 0.36 \text{ ns} = 0.55 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{DIN}} (\text{MIN}) = 1.48 \text{ ns} - 0.20 \text{ ns} = 1.28 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}} (\text{f}) (\text{MAX}) = = 2.24 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 1.48 \text{ ns} + 1.28 \text{ ns} = 2.76 \text{ ns}
 \end{aligned}$$

## Read Timing




# Compiled Gate Level SRAMs — Dual Port Operation 0.6μ

## Conditions

Worst Case Process, Temperature (T = 125)  
Voltage (VDD = 4.5 Volts)

Output Loading = 4 Unit Loads (4 x .033pf)  
Input Rise/Fall Time = 2 ns

## Write Cycle Timing




## Write Cycle Propagation Delay

		MINIMUM (DP2x2)	MAXIMUM (DP32x36)
WRITE	$\Delta_{\text{WRITE}}$	0.72 ns	2.48 ns
ADDR	$\Delta_{\text{ADDR}}$	1.63 ns	3.63 ns
D <sub>IN</sub>	$\Delta_{\text{DIN}}$	1.79 ns	4.34 ns
		0.51 ns	1.18 ns

$$\begin{aligned}
 \text{ADDR}_{\text{SU}} &= \Delta_{\text{ADDR}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{f}) (\text{MIN}) = 4.34 \text{ ns} - 1.63 \text{ ns} = 2.71 \text{ ns} \\
 \text{ADDR}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{ADDR}} (\text{MIN}) = 2.48 \text{ ns} - 1.79 \text{ ns} = 0.69 \text{ ns} \\
 \text{DATA}_{\text{SU}} &= \Delta_{\text{DIN}} (\text{MAX}) - \Delta_{\text{WRITE}} (\text{r}) (\text{MIN}) = 1.18 \text{ ns} - 0.72 \text{ ns} = 0.46 \text{ ns} \\
 \text{DATA}_{\text{HOLD}} &= \Delta_{\text{WRITE}} (\text{r}) (\text{MAX}) - \Delta_{\text{DIN}} (\text{MIN}) = 2.48 \text{ ns} - 0.51 \text{ ns} = 1.97 \text{ ns} \\
 \text{WR}_{\text{MINPWL}} &= \Delta_{\text{WRITE}} (\text{f}) (\text{MAX}) = 3.63 \text{ ns} \\
 \text{WR}_{\text{MINPWH}} &= \text{ADDR}_{\text{SU}} + \text{DATA}_{\text{HOLD}} = 2.71 \text{ ns} + 1.97 \text{ ns} = 4.68 \text{ ns}
 \end{aligned}$$

## Read Timing



	MINIMUM (DP2x2)	MAXIMUM (DP32x36)
PD <sub>A-D</sub>	2.01 ns	5.66 ns
PD <sub>O-D</sub>	0.44 ns	2.53 ns