# Am29117

A High-Performance 16-Bit Bipolar Microprocessor

#### **PRELIMINARY**

#### **DISTINCTIVE CHARACTERISTICS**

- Optimized for High-Performance Controllers
   Architecture and instruction set optimized for high-performance, intelligent controllers
- Flow-Through Architecture
   Separate input and output ports avoid bus turnaround for higher throughput
- 32 Working Registers
   Contains 32 working registers with latched outputs
- Fast
   Supports 100 ns microcycle time/10 MHz data rate for all instructions
- 16-Bit Barrel Shifter
   Contains a 16-bit Barrel Shifter which can shift or rotate a word up to 15 positions in a single instruction cycle
- 68-Pin Pin Grid Array Package

#### GENERAL DESCRIPTION


The Am29117 is a microprogrammable 16-bit bipolar microprocessor whose architecture and instruction set are identical to the Am29116's except for the I/O bus structure. Since the device has separate input and output ports, designers can avoid quick bus turnaround requirements.

The architecture and instruction set are not only optimized for high-performance peripheral controllers, but also suit-

able for microprogrammed processor applications when combined with the Am29517A 16 x 16 Multiplier.


The instruction set contains unique functions besides ordinary logic and arithmetic functions: bit manipulation instructions (set, reset and test), rotate merge/compare instructions, prioritize instruction and CRC instruction.

# BLOCK DIAGRAM



# CONNECTION DIAGRAM\* PIN GRID ARRAY

**Bottom View** 




CD009021

Note: Notch indicates orientation.

\*Available in 68-pin ceramic LCC

#### **METALLIZATION AND PAD LAYOUT**



\* These GND pads are internally connected inside the package, therefore they do not have external pin numbers.

#### ORDERING INFORMATION


#### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range



<sup>\*</sup>Preliminary. Subject to Change.

Valid C	ombinations
Am29117	GC/55, LC/55 GCB/55, XC/55

#### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

#### PIN DESCRIPTION

#### D<sub>0</sub> - D<sub>15</sub> Bidirectional Data (Input)

Data Input Lines,  $D_0$  –  $D_{15}$ , are used as external data inputs which allow data to be directly loaded into the 16-bit data latch

#### Y<sub>0</sub> - Y<sub>15</sub> General Output (Output)

Data Output lines. When  $\overline{\text{OE}}_Y$  is HIGH, the 16-bit Y outputs are disabled (high impedance); having  $\overline{\text{OE}}_Y$  LOW allows the ALU data to be output on  $Y_0 - Y_{15}$ .

#### DLE Data Latch Enable (Input)

When  $\overline{OE}_{Y}$  is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.

#### OEy Output Enable (Input)

When  $\overline{\text{OE}}_Y$  is HIGH, the 16-bit Y outputs are disabled (high impedance); when  $\overline{\text{OE}}_Y$  is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).

#### l<sub>0</sub>-l<sub>15</sub> Instruction Inputs (Input)

Sixteen Instruction Inputs, used to select the operation to be performed in the Am29117. Also used as data inputs while performing immediate instructions.

#### IEN Instruction Enable (Input)

When IEN is LOW, data can be written into RAM when the clock is LOW. The Accumulator can accept data during the LOW-to-HIGH transition of the clock. Having IEN LOW, the Status Register can be updated when SRE is LOW. With IEN is HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs.

#### SRE Status Register Enable (Input)

When SRE and IEN are both LOW, the Status Register is

updated at the end of all instructions with the exception of NO-OP, Save Status and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.

#### CP Clock Pulse (Input)

The clock input to the Am29117. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the LOW period of the clock, provided IEN is LOW, and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-to-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-to-HIGH transition of the clock.

#### T<sub>1</sub>-T<sub>4</sub> Test I/O Pins (Input/Output)

Under the control of  $OE_T$ , the four lower status bits, Z, C, N and OVR become outputs on  $T_1-T_4$ , respectively, when  $OE_T$  goes HIGH. When  $OE_T$  is LOW,  $T_1-T_4$  are used as inputs to generate the CT output.

#### OET Output Enable (Output)

When  $OE_T$  is LOW, 4-bit T outputs are disabled (high impedance); when  $OE_T$  is HIGH, the 4-bit T outputs are enabled (HIGH or LOW).

#### CT Conditional Test (Output)

The condition code multiplexer selects one of the twelve condition code signals and places it on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.




Figure 1. Detailed Block Diagram

#### **FUNCTIONAL DESCRIPTION**

#### Architecture of the Am29117

The Am29117 is a high-performance, microprogrammable 16-bit bipolar microprocessor.

As shown in the Detailed Block Diagram (Figure 1), the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- Arithmetic Logic Unit (ALU)
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

#### 32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the  $\overline{\rm IEN}$  input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

#### **Accumulator**

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the IEN input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

#### Data Latch

The 16-bit Data Latch holds the data input to the Am29117 on the D bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

#### **Barrel Shifter**

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

#### Arithmetic Logic Unit

The Am29117 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at

the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag, although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

#### **Priority Encoder**

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary one. Bit 14 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

#### Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry, (C) Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving the restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the  $T_{1-4}$  outputs whenever  $\mathsf{OE}_\mathsf{T}$  is HIGH.

#### Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different

ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines, I<sub>0-4</sub>, have priority over T<sub>1-4</sub>, for testing status.

#### Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29117. One set controls the 16-bit Y bus. These outputs are enabled by placing a LOW on the OEV input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OET input. This allows storing the four internal ALU status bits (Z, C, N, OVR) externally. A LOW OET input forces the T outputs into the high-impedance state. External devices can then drive the T bus to select a test condition for the CT output.

#### Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29117. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

#### Instruction Set

The instruction set of the Am29117 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29117 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclicredundancy-check (CRC) generation. Complex instructions.

Three data types are supported by the Am29116.

- Bit
- Byte
- Word (16-bit)

In the byte mode data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions the CT output has the result and the Y-bus is undefined.

The Am29117 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift • Rotate and Merge
- · Rotate by n Bits
- Bit Oriented
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Table 1 illustrates Operand Source-Destination Combinations for each instruction type.

TABLE 1. OPERAND SOURCE-DESTINATION COMBINATIONS

***	tion Type Operand Combinations (Note 1)									
Instruction Type	Operan	d Combinati	ons (Note 1)							
	Source	e (R/S)	Destination							
Single Operand	A	Note 2) CC D 0E)	RAM ACC Y Bus Status							
		SE) I O	ACC and Status							
	Source (R)	Source (S)	Destination							
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status							
	<del>                                     </del>	ce (U)	Destination							
Single Bit Shift	R/ AG AG	AM CC CC CC CC	RAM ACC Y Bus RAM ACC Y Bus							
	Sourc	e (U)	Destination							
Rotate n Bits	AC	AM CC C	RAM ACC Y Bus							
	Source	(R/S)	Destination							
Bit Oriented	AC	AM CC C	RAM ACC Y Bus							
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)							
Rotate and Merge	D D D D ACC RAM	RAM   ACC   	ACC ACC RAM RAM RAM ACC							
	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)							
Rotate and Compare	D D D RAM	I I ACC I	RAM RAM ACC							

Instruction Type	Operand	Combination	ons (Note 1)	
	Source (R)	Mask (S)	Destination	
Prioritize (Note 3)	RAM ACC D	RAM ACC I 0	RAM ACC Y Bus	
Cyclic	Data In	Destination	Polynomial	
Redundancy Check	QLINK	ACC		
No Operation		_		
		Bits Affect	ed	
Set Reset Status		OVR, N, C LINK Flag1 Flag2 Flag3	, Z	
	Sou	ırce	Destination	
Store Status	Sta	tus	RAM ACC Y Bus	
	Source (R)	Source (S)	Destination	
Status Load	D ACC	ACC I	Status Status and ACC	
	D	ı		
	Te	est Condition	(CT)	
		(N⊕OVR) - N⊕OVR Z OVR		
Test Status		Low		
		C Z + C		
		N		
		LINK Flag 1		
		Flag 2		
		Flag 3		

Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.

3. In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.


In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.

#### Single Operand Instructions

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where

8-bit to 16-bit conversion is needed, the Am29117 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

#### SINGLE OPERAND FIELD DEFINITIONS



#### SINGLE OPERAND INSTRUCTION

Instruction 1	B/W <sup>2</sup>	Quad <sup>3</sup>		Оро	ode			R/S <sup>4</sup>	Dest <sup>4</sup>		RAM A	Address
SOR	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC - Dest SRC Dest SRC + 1 Dest SRC + 1 Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y Bus Status RAM	00000	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		Орс	ode			R/S <sup>4</sup>			Desti	nation
SONR	0 = 8 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC Dest SRC Dest SRC + 1 Dest SRC + 1 Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I 0 D(0E) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status <sup>5</sup> ACC, Status <sup>5</sup>

Notes: 1. The instruction mnemonic designates different instruction formats used in the Am29117. They are useful in assembly microcode with the System 29 AMDASM<sup>TM</sup> meta assembler.

2. B = Byte Mode, W = Word Mode.

3. See Instruction Set description.

4. R = Source; S = Source; Dest = Destination.

5. When status is destination,

Status i — Yi i = 0 to 3 (Byte mode) i = 0 to 7 (Word mode)

#### Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
SOR	MOVE	SRC . Dest	0 = B	Y = SRC	NC	NC	NC	NC	0	U	0	U
SONR	COMP	SRC Dest	1 = W	Y - SRC	NC	NC	NC	NC	0	U	0	U
	INC	SRC +1 _ Dest		Y - SRC +1	NC	NC	NC	NC	U	U	U	U
	NEG	SRC +1 - Dest		Y . SRC +1	NC	NC	NC	NC	U	U	U	U

SRC = Source U = Update

U = Update NC = No Change 0 = Reset

1 = Set

i = 0 to 15 when not specified


AMDASM is a registered trademark of Advanced Micro Devices, Inc.

#### Two Operand Instructions

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

#### TWO OPERAND FIELD DEFINITIONS



#### TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad		R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>	Opco	ode		RAM Address
TOR1	0 = B 1 = W	00	0000 TOR/ 0010 TORI 0011 TORI 1001 TORI 1000 TOR/ 1010 TORI 1011 TORI 1110 TORI 1110 TORI 1111 TODE	A RAM IA D IY RAM IY D IR RAM IR RAM IR RAM	ACC I RAM ACC I RAM ACC I RAM	ACC ACC ACC Y Bus Y Bus Y Bus RAM RAM	0000 SUBR 0001 SUBSC <sup>2</sup> 0010 SUBSC <sup>2</sup> 0100 ADD 0101 ADDC 0110 AND 0111 NAND 0111 NAND 1000 EXOR 1001 NOR 1011 OR	with carry B minus S	00000	ROO RAM Reg 00 
Instruction	B/W	Quad		R <sup>1</sup>	S <sup>1</sup>	Dest <sup>1</sup>	Орс	ode		RAM Address
TOR2	0 = B 1 = W	10	0001 TODA 0010 TOAI 0101 TODI	R ACC	ACC I	RAM RAM RAM	0000 SUBR 0001 SUBRC2 0010 SUBS 0011 SUBSC2 0100 ADD 0101 ADDC 0110 AND 0111 NAND 1000 EXOR 1001 NOR 1010 OR 1011 EXNOR	with carry R minus S	00000	R00 RAM Reg 00 

Notes: 1. R = Source

S = Source

Dest = Destination

2. During subtraction the carry is interpreted as borrow.

# TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R <sup>1</sup>	s <sup>1</sup>		Op	code		Destination
	0 = B 1 = W	11	0001 0010 0101	TODA TOAI TODI	ACC	ACC I	0000 0001		S minus R S minus R with carry	00000 00001 00100	NRY Y Bus NRA ACC NRS Status <sup>2</sup>
TONR							0010	SUBSC3	R minus S R minus S with carry	00101	NRAS ACC, Status <sup>2</sup>
		,					0100 0101	ADD ADDC	R plus S R plus S with carry		
							0110 0111 1000	AND NAND EXOR	<u>R∙S</u> R∙S		
		į					1000 1001 1010	NOR OR EXNOR	<u>R⊕S</u> R+S <u>R+S</u> R⊕S		

Notes: 1. R = Source S = Source

S = Source

2. When status is destination,
Status i. Y<sub>1</sub> i = 0 to 3 (Byte mode)
i = 0 to 7 (Word mode)

3. During subtraction the carry is interpreted as borrow.

# Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SUBR	S minus R	0 = B	Y - S + R + 1	NC	NC	NC	NC	U	υ	U	U
	SUBRC	S minus R with carry	1 = w	Y_S + R + QC	NC	NC	NC	NC	U	U	U	U
	SUBS	R minus S		Y R + S + 1	NC	NC	NC	NC	U	U	U	U
TOR1 TOR2	SUBSC	R minus S with carry		Y R + \$ + QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y - R + S	NC	NC	NC	NC	U	U	U	U
	ADDC	R plus S with carry		Y-R+S+QC	NC	NC	NC	NC	U	U	U	U
	AND	R·S		Y-Ri AND Si	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Yi-Ri NAND Si	NC	NC	NC	NC	0	U	0	U
	EXOR	R⊕S		Y <sub>i</sub> ⊢R <sub>i</sub> EXOR S <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
	NOR	R+S		Y <sub>i</sub> ⊢R <sub>i</sub> NOR S <sub>i</sub>	NC	NC	NC	NC	0	U.	0	U
	OR	R+S		Y <sub>i</sub> ←R <sub>i</sub> OR S <sub>i</sub>	NC	NC	NC	NC	0	υ	0	U
	EXNOR	R⊕S		Yi-Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update

NC = No Change

0 = Reset


1 = Set

#### Single Bit Shift Instructions

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO, ONE,

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 2. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN  $\oplus$  QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 3. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN  $\oplus$  QOVR is useful for Two's Complement multiplication.

#### SINGLE BIT SHIFT FIELD DEFINITIONS:






Figure 2. Shift Up Function




Figure 3. Shift Down Function

#### SINGLE BIT SHIFT INSTRUCTIONS

#### SINGLE BIT SHIFT

Instruction	B/W	Quad			U <sup>1</sup>	Dest <sup>1</sup>		Оре	code			RAM	Address
SHFTR	0 = B 1 = W	10	0110 0111	SHRR SHDR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	1 QLINK	00000	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad			U <sup>1</sup>			Орс	code			Des	tination
SHFTNR	0 = B 1 = W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down	1 QLINK QC	00000 00001	NRY NRA	Y Bus ACC

Note 1. U = Source Dest = Destination

# Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SHUPZ SHUP1	Up 0 Up 1	1 = W	$Y_i - SRC_{i-1}$ , $i = 1$ to 15; $Y_0 - Shift$ Input	NC	NC	NC	SRC <sub>15</sub> ∗	0	SRC <sub>14</sub>	0	U
SHR SHNR	SHUPL	Up QLINK	0 = B	$Y_i - SRC_{i-1}$ , $i = 1$ to 7; $Y_0 - Shift Input$ ; $Y_8 - SRC_7$ , $Y_i - SRC_{i-8}$ for $i = 9$ to 15	NC	NC	NC	SRC <sub>7</sub> •	0	SRC <sub>6</sub>	0	U
	SHDNZ SHDN1 SHDNL	Down 0 Down 1	1 = W	$Y_i - SRC_{i+1}$ , $i = 0$ to 14; $Y_{15} - Shift$ Input	NC	NC	NC	SRC <sub>0</sub> ∗	0	Shift Input	0	U
	SHDNC SHCNOV	Down QLINK Down QC Down QN⊕QOVR	0 = B	$Y_i - SRC_{i+1}$ , $i = 0$ to 6; $Y_i - SRC_{i-7}$ , $i = 8$ to 14; $Y_{7,15} - Shift Input$	NC	NC	NC	SRC <sub>0</sub> ∗	0	Shift Input	0	U

SRC = Source U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified


\*Shifted Output is loaded into the QLINK.

#### Bit Oriented Instructions

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the n<sup>th</sup> bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the  $n^{th}$  bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load  $2^n$ , which loads ONE in Bit position n and ZERO in all other bit positions; Load  $2^n$  which loads ZERO in bit position n and ONE in all other bit positions; increment by  $2^n$ , which adds  $2^n$  to the operand; and decrement by  $2^n$  which subtracts  $2^n$  from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

#### BIT ORIENTED FIELD DEFINITIONS



#### **BIT ORIENTED INSTRUCTIONS**

Instruction	B/W	Quad	n	Opcode	RAM Address			
BOR1	0 = B 1 = W	11	0 to 15	1101 SETNR Set RAM, bit n 1110 RSTNR Reset RAM, bit n 1111 TSTNR Test RAM, bit n	00000 R00 RAM Reg 00 			
Instruction	B/W	Quad	n	Opcode	RAM Address			
BOR2	0 = B 1 = W	10	0 to 15	1100 LD2NR 2 <sup>n</sup> - RAM 1101 LDC2NR 2 <sup>n</sup> - RAM 1110 A2NR RAM plus 2 <sup>n</sup> - RAM 1111 S2NR RAM minus 2 <sup>n</sup> - RAM	00000 R00 RAM Reg 00 111111 R31 RAM Reg 31			
Instruction	B/W	Quad	п		Opcode			
BONR	0 = B 1 = W	11	0 to 15	1100	00000   TSTNA   Test ACC, bit n			

#### BIT ORIENTED INSTRUCTIONS Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
BOR1	SETNR RSTNR	Set RAM Bit n Reset RAM, Bit n	0 = B 1 = W	$Y_i = RAM_i$ for $i \neq n$ ; $Y_n = 1$ $Y_i = RAM_i$ for $i \neq n$ ; $Y_n = 0$	NC NC	NC NC	NC NC	NC NC	0	U	0	0
	TSTNR	Test Ram, Bit n	1	$Y_i \cdot 0$ for $i \neq n$ ; $Y_n \cdot SRC_n$	NC	NC	NC	NC	0	U	0	Ū
	LD2NR	2 <sup>n</sup> → RAM		$Y_i = 0$ for $i \neq n$ ; $Y_n = 1$	NC	NC	NC	NC	0	U	0	0
BOR2	LDC2NR	2 <sup>n</sup> → RAM		$Y_i-1$ for $i \neq n$ ; $Y_n-0$	NC	NC	NC	NC	0	U	0	0
BOTTE	A2NR	RAM + 2 <sup>n</sup> → RAM		Y <sub>i</sub> ←RAM + 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NR	RAM – 2 <sup>n</sup> → RAM		Y <sub>i</sub> -RAM-2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	TSTNA	Test ACC, Bit n		$Y_i \vdash 0$ for $i \neq n$ ; $Y_n \vdash ACC_n$	NC	NC	NC	NC	0	U	0	U
	RSTNA	Reset ACC, Bit n		$Y_i - ACC_i$ for $i \neq n$ ; $Y_n \cdot 0$	NC	NC	NC	NC	0	U	0	U
	SETNA	Set ACC, Bit n		$Y_i - ACC_i$ for $i \neq n$ ; $Y_n \cdot 1$	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 <sup>n</sup> → ACC		Y <sub>i</sub> - ACC + 2 <sup>n</sup>	NC	NC	NC	NC	Ū	U	U	Ū
	S2NA	ACC – 2 <sup>n</sup> → ACC		Y <sub>i</sub> · ACC – 2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	LD2NA	2 <sup>n</sup> → ACC		$Y_i = 0$ for $i \neq n$ ; $Y_n = 1$	NC	NC	NC	NC	0	U	0	0
BONR	LDC2NA	2 <sup>ri</sup> → ACC		$Y_i-1$ for $i \neq n$ ; $Y_n-0$	NC	NC	NC	NC	0	U	0	0
551111	TSTND	Test D, Bit n		$Y_i - 0$ for $i \neq n$ ; $Y_n \cdot D_n$	NC	NC	NC	NC	0	U	0	U
	RSTND	Reset D, Bit n*		$Y_i - D_i$ for $i \neq n$ ; $Y_n - 0$	NC	NC	NC	NC	0	U	0	U
	SETND	Set D, Bit n*		$Y_i - D_i$ for $i \neq n$ ; $Y_n - 1$	NC	NC	NC	NC	0	u	0	0
	A2NDY	D + 2 <sup>n</sup> → Y Bus	ĺ	Y-D+2 <sup>n</sup>	NC	NC	NC	NC	U	U	U	U
	S2NDY	D – 2 <sup>n</sup> → Y Bus		Y · D − 2 <sup>n</sup>	NC	NC	NC	NC	U	U	u	IJ
	LD2NY	2 <sup>n</sup> → Y Bus	i	$Y_i = 0$ for $i \neq n$ ; $Y_{n+1}$	NC	NC	NC	NC	0	U	0	0
	LDC2NY	2 <sup>n</sup> → Y Bus		$Y_i \vdash 1$ for $i \neq n$ ; $Y_n \vdash 0$	NC	NC	NC	NC	0	U	0	0
SRC = Sour U = Upda NC = No ( 0 = Rese 1 = Set i = 0 to	ate Change et 15 when n	ot specified								-		

<sup>\*</sup>Destination is not D Latch but Y Bus.

#### Rotate by n Bits Instructions

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Y-bus or both. An example of this instruction is given in Figure 4. In the Word mode, all 16 bits are rotated up while in the Byte mode, only lower 8 bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

EXAMPLE: n = 4, Word Mo
-------------------------

 Source
 0001
 0011
 0111
 1111

 Destination
 0011
 0111
 1111
 0001

EXAMPLE: n = 4, Byte Mode

 Source
 0001
 0011
 0111
 1111

 Destination
 0001
 0011
 1111
 0111

ROTATE BY n BITS FIELD DEFINITIONS

15 14 13 12 9 8 5 4 0

ROTR1 B/W Quad n SRC-Dest RAM Address

ROTR2 B/W Quad n SRC-Dest RAM Address

Figure 4. Rotate by n Example

ROTNR B/W Quad n 1100 SRC-Dest

#### ROTATE BY n BITS INSTRUCTIONS

Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	3
ROTR1	0 ≈ B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00  R31	RAM R	
Instruction	B/W	Quad	n			U <sup>1</sup>	Dest <sup>1</sup>		RAM	Address	3
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR RTDR	ACC D	RAM RAM	00000	R00  R31	RAM R	
Instruction	B/W	Quad	n							U <sup>1</sup>	Dest <sup>1</sup>
POTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note: 1. U = Source Dest = Destination

#### Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y – Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1		1 = W	Y <sub>i</sub> SRC <sub>(i-n)mod16</sub>	NC	NC	NC	NC	0	SRC <sub>15-n</sub>	0	U
ROTR2 ROTNR		0 = B	$Y_{i-}SRC_{i+8} = SRC_{(i-n)mod8}$ for $i = 0$ to 7	NC	NC	NC	NC	0	SRC <sub>8-n</sub>	0	υ


SRC = Source

U = No Change

0 = Reset 1 = Set

#### Rotate and Merge Instruction

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 5. The rotated source. U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R input. A ZERO in bit i of the mask will select the i<sup>th</sup> bit of the R input as the ith output bit, while ONE in bit i will select the ith rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 6.



#### ROTATE AND MERGE FIELD DEFINITIONS:

15 14 13 12 9 8 ROT SRC-**ROTM** B/W Quad Non ROT SRC-RAM Address Mask

EXAMPLE: n = 4. Word Mode

	.,	mouc		
U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 6. Rotate and Merge Example

Figure 5. Rotate and Merge Function

#### ROTATE AND MERGE INSTRUCTION

Instruction	B/W	Quad	n			U <sup>1</sup>	R/Des	t <sup>1</sup> S <sup>1</sup>		RAM A	ddress
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D D ACC RAM	ACC ACC RAM RAM RAM ACC	I RAM I ACC I	00000	R00  R31	RAM Reg 00  RAM Reg 31

U = Rotated Source

R/Dest = Non-Rotated Source and Destination

S = Mask

## Y BUS AND STATUS - ROTATE AND MERGE INSTRUCTIONS

Instruction	Opcode	B/W	Y – Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
ROTM		1=W	Y <sub>i</sub> – (Non Rot Op) <sub>i</sub> (mask) <sub>i</sub> + (Rot Op) <sub>(i – n)mod 16</sub> (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
HOIM		0 = B	$Y_i = (Non Rot Op)_i \cdot (mask)_i + (Rot Op)_{(i-n)mod 8} \cdot (mask)_i$	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change


0 = Reset

1 = Set


#### Rotate and Compare Instructions

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 7. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis

with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 8.



ROTATE AND COMPARE FIELD DEFINITIONS



#### EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 8. Rotate and Compare Examples

PF000650

Figure 7. Rotate and Compare Function

#### **ROTATE AND COMPARE INSTRUCTIONS**

Instruction	B/W	Quad	n			U <sup>1</sup>	R <sup>1</sup>	s¹		RAM A	Address
ROTC	0 = B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	00000	R00  R31	RAM Reg 00  RAM Reg 31

U = Rotated Source

R = Non-Rotated Source

S = Mask

#### Y BUS AND STATUS - ROTATE AND COMPARE INSTRUCTIONS

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTC		1 = W	Y <sub>i</sub> ← (Non Rot Op) <sub>i</sub> · (mask) <sub>i</sub> ⊕ (Rot Op) <sub>(i = n)mod 16</sub> · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U
		0 = B	Y <sub>i</sub> ─ (Non Rot Op) <sub>i</sub> · ( <u>mask</u> ) <sub>i</sub> ⊕ (Rot Op) <sub>(i = n)mod 8</sub> · (mask) <sub>i</sub>	NC	NC	NC	NC	0	U	0	U

U = Update

NC = No Change

0 = Reset 1 = Set

#### Prioritize Instruction

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 9. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 10 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.




Figure 9. Prioritize Function

15	14 13	12 9	8 5	4 0
B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
B/W	Quad	Mask (S)	Source (R)	RAM Address/

PRIORITIZE FIELD DEFINITIONS

				Destination
B/W	Quad	Mask (S)	Source (R)	Destination

BYTE MODE\*

110110	MODE	DITE	AIODE
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output
None	0	None	0
15	1	7	1
14	2	6	2
•	•	•	
•	•	•	•
1	15	1	7
0	16	0	

<sup>\*</sup>Bits 8 through 15 do not participate

WORD MODE

Figure 10.

#### PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on	1	Source (F	3)	RA	M Addre	ess/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000	R00  R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	;)		Destination	n	RAN	Addres	ss/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000	R00  R31	RAM Reg 00
Instruction	B/W	Quad		Mask (S	;)		Source (F	R)	F	AM Add	dress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad		Mask (S	)		Source (F	r) ·		Desti	nation
PRTNR	0 = B 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC

		ΥВ	US AND STATUS - PRIORIT	IZE INST	RUCTIO	ONS					
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
PRT1 PRT2		1 = W	$Y_i$ . CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_m$ . 0; $i = 0$ to 4 and $n = 0$ to 15 m = 5 to 15	NC	NC	NC	NC	0	Ü	0	U
PRT3 PRTNR		0 = B	$Y_{i}$ —CODE (SCR <sub>n</sub> ·mask <sub>n</sub> ); $Y_{m}$ 0; $i = 0$ to 3 and $n = 0$ to 7 m = 4 to 15	NC	NC	NC	NC	0	U	0	U

i = 0 to 15 when not specified

#### Cyclic-Redundancy-Check Instruction

0 = Reset

U = Update

The Cyclic-Redundancy-Check (CRC) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 11 illustrates the method used to generate these check bits for the CRC Forward function and

Figure 12 illustrates method used for the CRC Reverse function. The ACC serves as a polynominal mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

#### CYCLIC-REDUNDANCY-CHECK FIELD DEFINITIONS:

	15	14 13	12 9	8 5	4 0
CRCF	1	Quad	0110	0011	RAM Address
0000		0 1	0140	1004	DAM Address
CRCR	1	Quad	0110	1001	RAM Address




Figure 11. CRC Forward Function




Figure 12. CRC Reverse Function

#### CYCLIC-REDUNDANCY-CHECK

Instruction	B/W	Quad				RAI	M Address
CRCF	1	10	0110	0011	00000	R00  R31	RAM Reg 00  RAM Reg 31
Instruction	B/W	Quad				RAI	M Address
CRCR	1	10	0110	1001	00000	R00  R31	RAM Reg 00

# Y BUS AND STATUS - CYCLIC-REDUNDANCY-CHECK INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
CRCF		1 = W	$ \begin{array}{ll} Y_i - [(OLINK \oplus RAM_{15}) \cdot ACC_i] \\ \oplus RAM_{i-1} \text{ for } i = 15 \text{ to } 1 \\ Y_0 - [(OLINK \oplus RAM_{15}) \cdot ACC_0] \oplus 0 \end{array} $	NC	NC	NC	RAM <sub>15</sub> *	0	U	0	υ
CRCR		1 = W	$Y_i$ —[(QLINK $\oplus$ RAM <sub>0</sub> )·ACC <sub>i</sub> ] $\oplus$ RAM <sub>i+1</sub> for i = 14 to 0 $Y_{15}$ - [(QLINK $\oplus$ RAM <sub>0</sub> )· ACC <sub>15</sub> ] $\oplus$ 0	NC	NC	NC	RAM <sub>0</sub> *	0	U	0	U


\*QLINK is loaded with the shifted out bit from the checksum register.

U = Update NC = No Change 0 = Reset 1 = Set 1 = 0 to 15 when not specified

#### Status Instructions

#### Status Instructions

The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 13), are to be set (forced to a ONE).



#### Figure 13. Status Byte

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN  $\oplus$  QOVR, (QN  $\oplus$  QOVR) + QZ, QZ +  $\overline{\rm QC}$  and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code to test the status register via T bus is similar to the code used by instruction lines  $l_1$  to  $l_4$  as shown below. Instruction lines  $l_0$   $_4$  have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T <sub>4</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	Z + C
0	1	1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

#### STATUS FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
SETST	0	Quad	1011	1010	Opcode
RSTST	0	Quad	1010	1010	Opcode
SVSTR	B/W	Quad	0111	1010	RAM Address/Dest
SVSTNR	B/W	Quad	0111	1010	Destination

#### STATUS INSTRUCTIONS

Instruction	B/W	Quad				c	Opcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCZ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				C	Opcode
RSTST	0	11	1011	1010	00011 00101 00110 01001 01010	RONCZ RL RE1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				RAM A	Address/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000	R00  R31	RAM Reg 00  RAM Reg 31
						De	stination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC

#### STATUS INSTRUCTIONS

Instruction	B/W	Quad				Opcode (0	CT)
Test	0	11	1001	1010	00000 00010 00110 00110 01100 01101 01100 01111 10000 10010 10100 10110	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF1 TF2 TF3	Test (N⊕OVR) + Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N Test INK Test Flag1 Test Flag2 Test Flag3

Note:

#### Y BUS AND STATUS - STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
	SONCZ	Set OVR, N, C, Z	0 = B	Y <sub>1</sub> - 1 for i = 0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	1		NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2	1		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3			1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = B	$Y_1 - 0$ for $i = 0$ to 15	NC	NC	NC	NC	0	0	0	0
	RL	Reset LINK	1		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1	1		NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2			NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3			0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	Y <sub>i</sub> -Status for i − 0 to 7; Y <sub>i</sub> -0 for i = 8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	••	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z	1		NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW	1		NC	NC	NC	NC	NC .	NC	NC	NC
Test	TC	Test C	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + Ĉ	1		NC	NC	NC	NC	NC	NC	NC	NC
	TN	Test N	1		NC	NC	NC	NC	$\rightarrow$	NC	NC	NC
	TL	Test LINK	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2	1		NC	NC	NC	NC		NC	NC	NC
	TF3	Test Flag3	1		NC	NC	NC	NC		NC	NC	NC

U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

\*\*Y-Bus is Undefined.

#### **NO-OP Instruction**

The NO-OP Instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am291176. It preserves the status register, RAM register and the ACC register.

#### NO OPERATION FIELD DEFINITION

	15	14 13	12 9	8 5	4 0
NOOP	0	11	1000	1010	00000

#### NO-OP INSTRUCTION

					,
Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

#### Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	*	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

\*Y-Bus is undefined.

#### SUMMARY OF MNEMONICS

#### **INSTRUCTION TYPE**

SOR	Single Operand RAM
SONR	Single Operand Non-RAM
TOR1	Two Operand RAM (Quad 0)
TOR2	Two Operand RAM (Quad 2)
TONR	Two Operand Non-RAM
SHFTR	Single Bit Shift RAM
SHFTNR	Single Bit Shift Non-RAM
ROTR1	Rotate n Bits RAM (Quad 0)
ROTR2	Rotate n Bits RAM (Quad 1)
ROTNR	Rotate n Bits Non-RAM
BOR1	Bit Oriented RAM (Quad 3)
BOR2	Bit Oriented RAM (Quad 2)
BONR	Bit Oriented Non-RAM
ROTM	Rotate and Merge
ROTC	Rotate and Compare
PRT1	Prioritize RAM; Type 1
PRT2	Prioritize RAM; Type 2
PRT3	Prioritize RAM; Type 3
PRTNR	Prioritize Non-RAM
CRCF	Cyclic Redundancy Check Forward
CRCR	Cyclic Redundancy Check Reverse

NOOP No Operation SETST Set Status RSTST Reset Status SVSTR Save Status RAM

SVSTNR Save Status Non-RAM TEST Test Status

#### SOURCE AND DESTINATION

#### Single Operand

SORA	Single Operand RAM to ACC
SORY	Single Operand RAM to Y Bus
SORS	Single Operand RAM to Status
SOAR	Single Operand ACC to RAM
SODR	Single Operand D to RAM
SOIR	Single Operand I to RAM
SOZR	Single Operand 0 to RAM
SOZER	Single Operand D(0E) to RAM
SOSER	Single Operand D(SE) to RAM
SORR	Single Operand RAM to RAM
SOA	Single Operand ACC
SOD	Single Operand D
SOI	Single Operand I
SOZ	Single Operand 0
SOZE	Single Operand D(0E)
SOSE	Single Operand D(SE)
NRY	Non-RAM Y Bus
NRA	Non-RAM ACC
NRS	Non-RAM Status
NRAS	Non-RAM ACC, Status

Mnemonics copyright © 1980 Advanced Micro Devices, Inc.

#### Two Operand

TORAA	Two Operand RAM, ACC to ACC
TORIA	Two Operand RAM, I to ACC
TODRA	Two Operand D, RAM to ACC
TORAY	Two Operand RAM, ACC to Y Bus
TORIY	Two Operand RAM, I to Y Bus
TODRY	Two Operand D, RAM to Y Bus
TORAR	Two Operand RAM, ACC to RAM
TORIR	Two Operand RAM, I to RAM
TODRR	Two Operand D, RAM to RAM
TODAR	Two Operand D, ACC to RAM
TOAIR	Two Operand ACC, I to RAM
TODIR	Two Operand D, I to RAM
TODA	Two Operand D, ACC
TOAI	Two Operand ACC, I
TODI	Two Operand D, I

#### Single Bit Shift

SHRR	Shift RAM, Store in RAM
SHDR	Shift D, Store in RAM
SHA	Shift ACC
SHD	Shift D

#### Rotate n Bits

RTRA	Rotate RAM, Store in ACC
RTRY	Rotate RAM, Place on Y Bus
RTRR	Rotate RAM, Store in RAM
RTAR	Rotate ACC, Store in RAM
RTDR	Rotate D, Store in RAM
RTDY	Rotate D, Place on Y Bus
RTDA	Rotate D, Store in ACC
RTAY	Rotate ACC, Place on Y Bus
RTAA	Rotate ACC, Store in ACC

#### Rotate and Merge

MDAI	Merge Disjoint Bits of D and ACC Using I as Mask and Store in ACC
MDAR	Merge Disjoint Bits of D and ACC Using RAM as Mask and Store in ACC
MDRI	Merge Disjoint Bits of D and RAM Using I as Mask and Store in RAM
MDRA	Merge Disjoint Bits of D and RAM Using ACC as Mask and Store in RAM
MARI	Merge Disjoint Bits of ACC and RAM Using I as Mask and Store in RAM
MRAI	Merge Disjoint Bits of RAM and ACC Using I as Mask and Store in ACC

#### **Rotate and Compare**

CDAI	Compare Unmasked Bits of D and ACC
	Using Las Mask

CDRI	Compare Unmasked Bits of D and RAM	SHDNZ	Shift Down Towards LSB with 0 Insert
	Using I as Mask	SHDN1	Shift Down Towards LSB with 1 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDNL	Shift Down Towards LSB with LINK Insert
	Using ACC as Mask	SHDNC	Shift Down Towards LSB with Carry Insert
CRAI	Compare Unmasked Bits of RAM and ACC Using I as Mask		Shift Down Towards LSB with Sign EXOR Overflow Insert
Prioritize		Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 <sup>n</sup> into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1		Load 2 <sup>n</sup> into RAM
PR1R	RAM as Destination for Prioritize Type 1		Load 2 <sup>n</sup> into ACC
PRT1A	ACC as Source for Prioritize Type 1	LD2NA	
PR1D	D as Source for Prioritize Type 1		Load 2 <sup>TI</sup> into ACC
PR2A	ACC as Destination for Prioritize Type 2	LD2NY	Place 2 <sup>n</sup> on Y Bus
PR2Y	Y Bus as Destination for Prioritize Type 2	LDC2NY	Place 2 <sup>T</sup> on Y Bus
PR3R	RAM as Source for Prioritize Type 3	Bit Oriente	d
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC. Bit n
PRTA	ACC as source for Prioritize Type	SETND	Set D, Bit n
	Non-RAM	SONCZ	Set OVR, N, C, Z, in Status Register
PRTD	D as Source for Prioritize Type Non-RAM	SL	Set LINK Bit in Status Register
PRA	ACC as Mask for Prioritize Type 2, 3,	SF1	Set Flag1 Bit in Status Register
557	and Non-RAM	SF2	Set Flag2 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type 2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
DD1		RSTNR	Reset RAM, Bit n
PRI	I as Mask for Prioritize Type 2, 3, and Non-RAM	RSTNA	Reset ACC, Bit n
	NOTEGAN	RSTND	Reset D, Bit n
OPCODE		RONCZ	Reset OVR, N, C, Z, in Status Register
Addition		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 <sup>n</sup> to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 <sup>n</sup> to RAM	TSTNR	Test RAM, Bit n
A2NDY	Add 2 <sup>n</sup> to D, Place on Y Bus	TSTNA	Test ACC, Bit n
, , , , , , , , , , , , , , , , , , , ,	7,00 2 10 5, 1,000 011 1 500	TSTND	Test D, Bit n
Subtraction			
SUBR	Subtract R from S without Carry	Arithmetic	Operations
SUBRC	Subtract R from S with Carry	MOVE	Move and Update Status
SUBS	Subtract S from R without Carry	COMP	Complement (1's Complement)
SUBSC	Subtract S from R with Carry	INC	Increment
S2NR	Subtract 2 <sup>n</sup> from RAM	NEG	Two's Complement
S2NA	Subtract 2 <sup>n</sup> from ACC	Conditional	Toot
S2NDY	Subtract 2 <sup>n</sup> from D, Place on Y Bus		
Logical Ope	prations	TNOZ	Test (N ⊕ OVR) + Z
		TNO	Test N ⊕ OVR
AND	Boolean AND	TZ	Test Zero Bit
NAND	Boolean NAND	TOVR	Test Overflow Bit
EXOR	Boolean EXOR	TLOW	Test for LOW
NOR	Boolean NOR	TC	Test Carry Bit
OR	Boolean OR	TZC	Test Z + C
EXNOR	Boolean EXNOR	TN	Test Negative Bit
SHIFTS		TL TE1	Test LINK Bit
SHUPZ	Shift Up Towards MSB with 0 Insert	TF1	Test Flag  Bit
SHUP1	Shift Up Towards MSB with 1 Insert	TF2 TF3	Test Flag2 Bit
SHUPL	Shift Up Towards MSB with LINK Insert	IF3	Test Flag3 Bit
	,		

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
O T
Case Temperature Under Bias (T <sub>C</sub> )55 to +125°C
Supply Voltage to Ground Potential0.5 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage0.5 V to +5.5 V
DC Output Current, Into Outputs30 mA
DC Input Current30 mA to +50 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature (TA)	0 to +55°C
Supply Voltage	
Air Velocity300	

Operating ranges define those limits over which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test	Test Conditions (Note 1)				Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Y <sub>0-15</sub> T <sub>1-4</sub> CT	I <sub>OH</sub> = -1.6 mA	2.4		Volts
VOL	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IŁ</sub>	Y <sub>0-15</sub> T <sub>1-4</sub> CT	I <sub>OL</sub> = 16 mA		0.5	Volts
V <sub>iH</sub>	Guaranteed Input Logical HIGH Voltage (Note 5)		All Inputs		2.0		Volts
V <sub>IL</sub>	Guaranteed Input Logical LOW Voltage (Note 5)		All Inputs			0.8	Volts
VI	Input Clamp Voltage	V <sub>CC</sub> = Min.	All Inputs	I <sub>IN</sub> = -18 mA		-1.5	Volts
ħL	Input LOW Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.5 Volts (Note 3)	IEN SRE DLE 10-4 15-15 OET OEY CP T1-4 D0-15			-0.50 -0.50 -1.00 -1.00 -0.50 -0.50 -0.50 -1.50 -0.55 -0.55	mA
lін	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.4 Volts (Note 3)	IEN SRE DLE lo.4 ls.15 OET OEY CP T 1.4 D0.15			50 50 100 100 50 50 50 150 100 50	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 5.5 Volts	All Inputs			1.0	mA
lozh	Off State (HIGH Impedance)	V <sub>CC</sub> = Max.	T <sub>1-4</sub> (Note	3)		100	
-	Output Current	V <sub>O</sub> = 2.4 Volts (Note 3)	Y <sub>0-15</sub>			50	μΑ
lozL	Off State (HIGH Impedance)	V <sub>CC</sub> = Max.	T <sub>1-4</sub> (Note	3)		- 550	μΑ
	Output Current	$V_O = 0.5 \text{ Volts (Note 4)}$ $V_{CC} = \text{Max.} + 0.5 \text{ Volts}$	Y <sub>0-15</sub>			-50	
los	Output Short Circuit Current	$V_{CC} = Max. + 0.5 \text{ Voits}$ $V_{O} = 0.5 \text{ Volts (Note 2)}$			-30	-85	mA
lcc	Power Supply Current (Note 4)	V <sub>CC</sub> = Max.	COM'L	T <sub>AL</sub> = 0 to 55°C (Note 6)		735	mA
11000 47		1	T <sub>A</sub> = 55°C		535	1117.5	

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

3. Y<sub>0-15</sub>, T<sub>1-4</sub> are three-state outputs internally connected to TTL inputs. Input characteristics are measured under conditions such

that the outputs are in the OFF state.

4. Worst case I<sub>CC</sub> is at minimum temperature.

5. These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

6. Cold start.

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

 $(T_A = 0 \text{ to } +55^{\circ}\text{C}, V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, C_1 = 50 \text{ pF}) \text{ (Note 7)}$ 

#### A. Combinational Delays (nsec)

		Outputs		
		Y <sub>0 - 15</sub>	T <sub>1-4</sub>	СТ
	I <sub>0-4</sub> (ADDR)	79	84	-
	l <sub>0 - 15</sub> (DATA)	79	84	-
	l <sub>0 - 15</sub> (INSTR)	79	84	48
Input	DLE	58**	60	-
	T <sub>1-4</sub>	-	-	39
	СР	56	62	36
	D <sub>0 - 15</sub>	62	64	-
	IEN			43

#### B. Enable/Disable Times (nsec) (C<sub>L</sub> = 5pF for disable only)

			Enable		Disable	
Fr	om Input	To Output	tpzH	tpzL	tpHZ	tPLZ
	ŌĒY	Y <sub>0 - 15</sub>	20	20	20	20
	OET	T <sub>1-4</sub>	25	25	25	25

#### C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
CP	20	30
DLE	-	15
ĪĒŇ	22	-

#### D. Setup and Hold Times (nsec)

		High-to-Low Transition		Low-to-High Transition			
Input	With Respect to	Set-up	Hold	Set-up	Hold	Co	mment
I <sub>0-4</sub> (RAM ADDR)	СР	(t <sub>s1</sub> ) 24	(t <sub>h1</sub> ) 0	-	-	Single A (Source)	
I <sub>0-4</sub> (RAM ADDR)	CP and IEN both LOW	(t <sub>S2</sub> ) 10	Do Not	Change	(t <sub>h7</sub> ) 2	Two ADI (Destinat	
I <sub>0 - 15</sub> (DATA)	CP	-	_	(t <sub>s8</sub> ) 65	(t <sub>h8</sub> ) 2		
I <sub>0 - 15</sub> (INSTR)	СР	(t <sub>s3</sub> ) 38†	(t <sub>h3</sub> ) † 17	(t <sub>s9</sub> ) 65	(t <sub>h9</sub> ) 2		
I <sub>0 - 15</sub> (INSTR)	IEN Z	(t <sub>s16</sub> ) 6	(t <sub>h16</sub> ) 18	-	-	Two ADI	
IEN <b>/</b>	CP \_	-	-	-	(t <sub>h15</sub> ) 8	Two ADI	
IEN HIGH	CP	(t <sub>S4</sub> ) 10	-	_	(t <sub>h10</sub> ) 1	Disable	
IEN LOW	СР	- (t <sub>s5</sub> ) 20	- (t <sub>h5</sub> )† 2	(t <sub>s11</sub> ) 22 -	(t <sub>h11</sub> )†† 1 –	Enable	Immediate first cycle
SRE	CP	_	-	(t <sub>s12</sub> ) 17	(t <sub>h12</sub> ) 0		
D	CP	-	-	(t <sub>s13</sub> ) 44	(t <sub>h13</sub> ) 1		
D	DLE	(t <sub>s6</sub> ) 10	(t <sub>h6</sub> ) 6	-	-	1	
DLE	СР	-	-	(t <sub>s14</sub> ) 42	(t <sub>h14</sub> ) 0		

<sup>†</sup>Timing for immediate instruction for first cycle.

#### Notes on Testing

Incoming test procedures on this device should be carefull planned, taking into account the high complexity and power levels of the part. The following notes may be useful:


- Insure the part is adequately decoupled at the test head.
   Large changes in V<sub>CC</sub> current as the device switches may cause erroneous function failure due to V<sub>CC</sub> changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 - 8 ns. Inductance in the ground

cable may allow may allow the ground pin at the device to rise by 100s of millivolts momentarily.

- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach  $V_{IL}$  or  $V_{IH}$  until the noise has settled. AMD recommends using  $V_{IL} \leqslant 0$  V and  $V_{IH} \geqslant 3.0$  V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.
- 7. At air velocity of 300 linear feet per minute.

<sup>††</sup> Status register and accumulator destination only.


# SWITCHING WAVEFORMS



WF002561

# Single Address Access Timing


If the is satisfied, that need not be satisfied.




WF002540

**Double Address Access Timing** 

#### **SWITCHING WAVEFORMS (Cont.)**




#### One-Address Immediate Instruction Cycle Timing



WF002542

#### Two-Address Immediate Instruction Timing

#### SWITCHING TEST CIRCUITS



# S<sub>1</sub> V<sub>OUT</sub> O R<sub>2</sub> TCR01341

#### A. Three-State Outputs

 $R_1 = 300 \Omega$ 


#### **B. Normal Outputs**

$$R_1 = 300 \Omega$$
  
 $R_2 = 3.0 k\Omega$ 

Notes: 1.  $C_L = 50$  pF includes scope probe, wiring and stray capacitances without device in test fixture.


- 2. S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.
- 3.  $S_1$  and  $S_3$  are closed while  $S_2$  is open for  $t_{PZH}$  test.
  - S<sub>1</sub> and S<sub>2</sub> are closed while S<sub>3</sub> is open for tpzL test.
- 4.  $C_L = 5.0$  pF for output disable tests.

## SWITCHING TEST WAVEFORMS




# Set-up, Hold, and Release Times

- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
  - 2. Cross hatched area is don't care condition.




**Propagation Delay** 



#### Pulse Width

Note: 1. Pulse generator for all pulses  $\mbox{Rate} \leqslant \mbox{1.0 MHz; } Z_{O} = \mbox{50 } \Omega; \\ t_{\rm f} \leqslant \mbox{2.5 ns; } t_{\rm f} \leqslant \mbox{2.5 ns.} \label{eq:constraints}$ 




#### **Enable and Disable Times**


- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH
  - 2. S<sub>1</sub>, S<sub>2</sub> and S<sub>3</sub> of Load Circuit are closed except where shown.

# INPUT/OUTPUT CURRENT INTERFACE

TTL




 $C_{\mbox{O}} \cong$  5.0 pF, all outputs



## PHYSICAL DIMENSIONS

# CG068



07547A



The International Standard of Quality guarantees a 0.05% AQL on all electrical parameters, AC and DC, over the entire operating range.

# ADVANCED MICRO DEVICES **DOMESTIC SALES OFFICES**

ALABAMA	(205) 882-9	122 MACCACUMOETTO	
ARIZONA,	(203) 862-9		(617) 273-397
Tempe	(602) 242-4	MINNESOTA	(612) 029 000
Tucson	(602) 242-4	NEW JERSEY	(201) 299-000
CALIFORNIA,	(602) 792-1	NEW YORK,	
El Segundo	(213) 640-3	Liverpool	(315) 457-5400
Newport Beach	(213) 640-3	Pougnkeepsie	(914) 471,919
San Diego	(714) 752-6	Woodbury	(516) 364-8020
Sunnyvale	(408) 720-8	NORTH CAROLINA,	
Woodland Hills	(408) 720-8		(704) 525-1875
COLOBADO	(818) 992-4	DD Haieigh	(919) 847 847
CONNECTICUT,	(303) 691-5	00 OREGON	(503) 245-0080
Southbury	(203) 264-78	OHIO,	
FLORIDA.	(203) 264-78		(614) 891-6455
	(305) 339-50	PENNSYLVANIA,	
Cleanwater	(305) 339-50		(215) 398-8006
Et   audordalo	(813) 530-99	71 Willow Grove	(215) 657-3101
Melbourno	(305) 484-86	UU TEXAS,	
GEORGIA	(305) 254-29		(512) 346-7830
II LINOIS	(404) 449-79	20 Dallas	(214) 934-9099
INDIANA	(312) 773-44	22 Houston	(713) 785 0001
INDIANA	(317) 244-72	U/ WASHINGTON	(206) AEE 2600
MARVI AND	(913) 451-31		(200) 433-3800
WART LAIND	(301) 796-93	10	(414) 102-1140
	INTERNATION	141 041 00 00000	
	INTERNATIO	IAL SALES OFFICES	
BELGIUM,		HONG KONG,	
Bruxelles	TEL: (02) 771 99	93 Kowloon	TEL: 3-695377
	FAX: 762-37	16	3-695377
	TLX:610	28	FAX:1234276
CANADA, Ontario,		ITALV Miles	TLX:50426
Kanata	TEL:(613) 592-00	SA	TEL:(02) 3390541
Willowdale	TEL:(416) 224-51	93	FAX:3498000
	FAX:(416) 224-00	56 IADAN Tokus	TLX:315286
FRANCE,		- and rongo annual and	TEL:(03) 345-8241
Paris	TEL:(01) 687.36.	36	FAX: 3425196
	FAX:		TLX: J24064 AMDTKOJ
	TLX:202	SS LATIN AMERICA,	
GERMANY,		, , , , , , , , , , , , , , , , , , , ,	TEL: (305) 484-8600
Hannover area	TEL:(05143) 50	SE CIMEDEN ON III	FAX: (305) 485-9736
	FAX:55	3 SWEDEN, Stockholm	TEL:(08) 733 03 50
	TLX: 0252	17	FAX:7332285
München	TEL: (089) 41 14	O LINITED KINDDOM	TLX:11602
	FAX:4064	UNITED KINGDOM,	
	TLX:	Manchester area	. TEL:(0925) 828008
Stuttgart	TEL:(0711) 62 33		FAX:827693
	FAX:6251	7	TLX. COEDA
	TLX:	London area	. TEL: (04862) 22121
	12	2	FAX:22179
			TLX: 859103
	NORTH AMERICA	N REPRESENTATIVES	
CALIFORNIA	MONTH AMENIO,	W HELHESEMIMINES	
12 INC	0.50	NEW JERSEY	
1 INC	OEM (408) 988-340	TAI CORPORATION	(609) 933-2600
	DISTI (408) 498-686	8 NEW MEXICO	
CONNECTICUT		THORSON DESERT STATES	(505) 293-8555
IDAHO	(203) 272-296	3 NEW YORK	
	\ <del>-</del>	NYCOM, INC	(315) 437-8343
INTERMOUNTAIN TECH MKG	GT (208) 322-502	2 OHIO	(313) 437-8343
INDIANA		Dayton	
SAI MARKETING CORP	(317) 241-927	DOLFUSS BOOT & CO	(513) 433-6776
IOWA		Strongsville	
LURENZ SALES	(319) 377-466	DOLFUSS BOOT & CO	(216) 238-0300
MICHIGAN		PENNSYLVANIA	
SAI MARKETING CORP	(313) 227-178	DOLENS BOOT & CO	(412) 221-4420
NEBHASKA		UTAH	
LORENZ SALES	(402) 475 466	D <sup>2</sup> MARKETING	
	······ (402) 4/3-400		
	(402) 475-486	n MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

AL ADABAA

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA © 1985 Advanced Micro Devices, Inc. ADVANCED MICRO DEVICES 901 Thompson Pl., P.U. BOX 3493, SUITIFYERS, OR 3504, TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

Printed in U.S.A. AMT-B-15M-10/85-0