# M6MGB/T32BS8WG

33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT) CMOS SRAM

Stacked-CSP (Chip Scale Package)

### Description

The M6MGB/T32BS8WG is a Stacked Chip Scale Package (S-CSP) that contents 32M-bit Flash memory and 8M-bit SRAM in a 66-pin Stacked CSP.

32M-bit Flash memory is a 2,097,152 words, single power supply and high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR (Divided bit-line NOR) architecture for the memory cell. All memory blocks are locked and can not be programmed or erased, when F-WP# is Low. Using Software Lock Release function, program or erase operation can be executed.

8M-bit SRAM is a 524,288 words asynchronous SRAM fabricated by CMOS technology.


The M6MGB/T32BS8WG is suitable for a high performance cellular phone and a mobile PC that are required to be small mounting area, weight and small power dissipation.

### Features

Access Time Flash SRAM Supply Voltage Ambient Temperature Package 85ns (Max.) 85ns (Max.) F-VCC =VCC=2.7 ~ 3.0V Ta=-40 ~ 85 °C 66 pin S-CSP Ball pitch 0.80mm

### Application

Mobile communication products






# M6MGB/T32BS8WG

33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT) CMOS SRAM

Stacked-CSP (Chip Scale Package)

**MCP Block Diagram** 



Note: In the data sheet there are "VCC"s which mean "F-VCC". In the SRAM part there are "UB#" and "LB#" which mean "S-UB#" and "S-LB#", respectively.

## Capacitance

Symbol	Parameter		Conditions	Limits			Unit
Cymbol				Min.	Тур.	Max.	Onit
CIN		A20-A0, F-OE#, S-OE#,F-WE#, S-WE#,F- CE#, F-WP#, F-RP#, S-CE1#, S-CE2, S-LB#, S-UB#	Ta=25°C, f=1MHz, Vin=Vout=0V			18	pF
COUT	Output Capacitance	DQ15-DQ0,F-RY/BY#				22	pF



Rev.6.0\_48a\_bbbz

www.DataSheet4U.com

# M6MGB/T32BS8WG

33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT) CMOS SRAM

Stacked-CSP (Chip Scale Package)

# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome, Chiyoda-ku,Tokyo,100-0004 Japan

# Keep safety first in your circuit designs! Keep safety first in your circuit designs! Keep safety first in your circuit designs! Keep safety first in your circuit designs. Keep safety first in the sematerials. Keep safety for your damage are contained in these materials. Keep safety for your damage are contained in these materials. Keep safety for damage first in th

© 2003 Renesas Technology Corp. New publication, effective April 2003. Specifications subject to change without notice

