

μPD41264 Dual-Port Graphics Buffer

Description

The μ PD41264 is a dual-port graphics buffer equipped with a 64K x 4-bit random access port and a 256 x 4-bit serial read port. The serial read port is connected to an internal 1024-bit data register through a 256 x 4-bit serial read output circuit. The random access port is used by the host CPU to read or write data addressed in any desired order and has a write-per-bit option that allows each of the four data bits to be individually selected or masked for a write cycle.

The μ PD41264 features fully asynchronous dual access, except when transferring stored graphics data from a selected row of the storage array to the data register. During a data transfer, the random access port requires a special timing cycle using a transfer clock, while the serial read port continues to operate normally. Following the clock transition of a data transfer, serial read output data changes from an old line to a new line and the starting location on the new line is addressable in the data transfer cycle.

The μ PD41264 is fabricated with a double polylayer, N-channel, silicon gate process that provides high storage cell density, high performance, and high reliability. Refreshing is accomplished by means of RAS-only refresh cycles or by normal read or write cycles on the 256 address combinations of A0 through A7 during a 4-ms period. Automatic internal refreshing, by means of either hidden refreshing or the CAS before RAS timing and on-chip refresh circuitry, is also available. The transfer of a row of data from the storage array to the data register also refreshes that row automatically.

All inputs and outputs, including clocks, are TTL-compatible. All address and data-in signals are latched on-chip to simplify system design. Data-out is unlatched to allow greater system flexibility. The μ PD41264 is available in a 24-pin plastic DIP, or 24-pin plastic ZIP, and is guaranteed for operation at 0 to \pm 70°C.

Features


- □ Three functional blocks
 - 64K x 4-bit random access storage array
 - 1024-bit data register
 - 256 x 4-bit serial read output circuit
- □ Two data ports: random access and serial read
- Dual-port accessibility except during data transfer
- Addressable start of serial read operation
- Real-time data transfer
- ☐ Single +5-volt ± 10% power supply
- On-chip substrate bias generator
- Random access port
 - Two main clocks: RAS and CAS
 - Multiplexed address inputs
 - Direct connection of I/O and address lines allowed by OE to simplify system design
 - Refresh interval: 256 cycles/4 ms
 - Read, early write, late write, read-write/readmodify-write, RAS-only refresh, and page mode capabilities
 - Automatic internal refreshing by means of the CAS before RAS on-chip address counter
 - Hidden refreshing by means of CAS-controlled output
 - Write-per-bit capability
 - Write bit selection multiplexed on IO₀-IO₃
- □ RAS-activated data transfer
 - Same cycle time as for random access
 - Row data transferred to data register as specified by row address inputs
 - Starting location of following serial read operation specified by column address inputs
 - Transfer of 1024 bits of data on one row to the data register, and the starting location of the serial read circuit, activated by a low-to-high transition of DT
 - Data transfer during real-time operation or standby of serial port
- Fast serial read operation by means of SC pins
 - Serial data presented on SO₀-SO₃
 - Direct connection of multiple serial outputs for extension of data length
- □ Fully TTL-compatible inputs, outputs, and clocks
- □ Three-state outputs for random and serial access
- □ 24-pin plastic DIP and 24-pin plastic ZIP packaging

μPD41264




Pin Configurations

24-Pin Plastic DIP and SOJ



24-Pin Plastic ZIP



Ordering Information

Part Number	Row Access Time (max)	Serial Access Time (max)	Package
μPD41264C-12	120 ns	40 ns	24-pin
C-15	150 ns	60 ns	plastic DIP
μPD41264V-12	120 ns	40 ns	24-pin
V-15	150 ns	60 ns	plastic ZIP

Pin Identification

Symbol	Function
A ₀ - A ₇	Address inputs
CAS	Column address strobe
DT/OE	Data transfer/output enable
RAS	Row address strobe
sc	Serial control
SO ₀ - SO ₃	Serial read outputs
SOE	Serial output enable
W ₀ /IO ₀ - W ₃ /IO ₃	Write-per-bit inputs/data inputs and outputs
GND	Ground
WB/WE	Write-per-bit/write enable
Vcc	+5-volt power supply



Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V _{IH}	2.4		5.5	٧
Input voltage, low	V _{IL}	- 1.0		0.8	٧
Operating temperature	TA	0		70	°C

Absolute Maximum Ratings

·	
Voltage on any pin except V_{CC} relative to GND, V_{R1}	- 1.0 to +7.0 V
Voltage on V _{CC} relative to GND, V _{R2}	- 1.0 V to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Short-circuit output current, Ios	50 mA
Power dissipation, PD	1.5 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.


Capacitance

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I(A)}	5	рF	A ₀ - A ₇
	C _{I(DT/OE)}	6	pF	DT/OE
	C _{I(WB/WE)}	8	pF	WB/WE
	C _{I(RAS)}	8	рF	RAS
	C _{I(CAS)}	8	рF	CAS
	C _{I(SOE)}	8	pF	SOE
	C _{i(SC)}	8	рF	sc
Input/output capacitance	C _{IO(W/IO)}	7	pF	W ₀ /IO ₀ - W ₃ /IO ₃
Output capacitance	C _{0 (\$0)}	7	pF	SO ₀ - SO ₃



Block Diagram





Device Operation

The μ PD41264 has a random access port and a serial read port. The random access port executes standard read/write cycles as well as data transfer cycles, all of which are based on conventional $\overline{\text{RAS/CAS}}$ timing. In a data transfer, data in each storage cell on the selected row is transferred simultaneously through a transfer gate to the corresponding register location. The serial read port shows the contents of the data register in serial order. The random access and serial read ports can operate asynchronously, except when the transfer gate is turned on during the data transfer period.

Addressing

The storage array is a 256-row by 1024-column matrix. Each of 4 data bits in the random access port corresponds to 65,536 storage cells, and 16 address bits are required to decode one cell location. Eight row address bits are set up on pins A_0 through A_7 and latched onto the chip by \overline{RAS} . Eight column address bits then are set up on pins A_0 through A_7 and latched onto the chip by \overline{CAS} . All addresses must be stable, on or before the falling edges of \overline{RAS} and \overline{CAS} .

RAS is similar to a chip enable signal; whenever it is activated, 1024 cells on the selected row are sensed simultaneously and the sense amplifiers automatically restore the data. CAS is a chip selection signal that activates the column decoder and input/output buffers.

Through 1 of 256 column decoders, 4 storage cells on a row are connected to 4 data buses, respectively. In a data transfer cycle, 8 row address bits are used to select 1 of the 256 possible rows involved in the transfer of data to the data register. Eight column address bits are then used to select the 1 of 256 possible serial decoders that corresponds to the starting location of the next serial read cycle. In the serial read port, when SC is activated, 4 data bits in the 1024-bit data register are transferred to 4 serial data buses and read out. Activating SC repeatedly causes a serial read cycle (starting from the location specified in the data transfer) to be executed within the 1024 bits in the data register.

Random Access Port

An operation in the random access port begins with a negative transition of \overline{RAS} . Both \overline{RAS} and \overline{CAS} have minimum pulse widths, as specified in the timing table, which must be maintained for proper device operation and data integrity. Once begun, a cycle must meet all specifications, including minimum cycle time. To reduce the number of pins, the following functions are multi-plexed in the random access port:

- DT/OE
- WB/WE
- W_i/IO_i (i = 0, 1, 2, 3)

The $\overline{\text{OE}}$, $\overline{\text{WE}}$ and IO_i functions represent standard operations while $\overline{\text{DT}}$, $\overline{\text{WB}}$, and W_i are special inputs to be applied in the same way as row address inputs, with setup and hold times referenced to the negative transition of $\overline{\text{RAS}}$. The $\overline{\text{DT}}$ level determines whether a cycle is a random access operation or a data transfer operation. $\overline{\text{WB}}$ affects only write cycles and determines whether or not the write-per-bit option is used. W_i defines data bits to be written with the write-per-bit capability. In the following discussions, these multiplexed pins are designated as $\overline{\text{DT}}(\overline{/\text{OE}})$, for example, depending on the function being described.

To use the μ PD41264 for random access, $\overline{\text{DT}}(\overline{\text{OE}})$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{DT}}(\overline{\text{OE}})$ high disconnects the 1024-bit data register from the corresponding 1024-digit lines of the storage array. Conversely, to execute a data transfer, $\overline{\text{DT}}(\overline{\text{OE}})$ must be low as $\overline{\text{RAS}}$ falls to open the 1024 data transfer gates and transfer data from one of the rows to the data register.

Read Cycle. A read cycle is executed by activating RAS, CAS, and \overline{OE} and maintaining (WB/)WE high while CAS is active. The (W_i/)IO_i data pin (i = 0, 1, 2, 3) remains in high impedance until valid data appears at the output at access time. Device access time, t_{ACC} , is the longest of the following three calculated intervals:

- tRAC
- RAS to CAS delay (t_{RCD}) + t_{CAC}
- RAS to OE delay + toEA



Access times from \overline{RAS} (t_{RAC}), from \overline{CAS} (t_{CAC}), and from \overline{OE} (t_{OEA}) are device parameters. The \overline{RAS} to \overline{CAS} and \overline{RAS} to \overline{OE} delays are system-dependent timing parameters.

Output becomes valid after the access time has elapsed and it remains valid while both CAS and OE are low. CAS or OE high returns the output to high impedance.

Write Cycle. A write cycle is executed by bringing $(\overline{WB})/\overline{WE}$ low during the $\overline{RAS}/\overline{CAS}$ cycle. The falling edge of \overline{CAS} or $(\overline{WB})/\overline{WE}$ strobes the data on $(W_i/)IO_i$ into the on-chip data latch. To make use of the write-per-bit capability, $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls. In this case, data bits targeted for write operation can be specified by keeping $W_i(/IO_i)$ high, with setup and hold times referenced to the negative transition of \overline{RAS} .

For those data bits of $W_i(/IO_i)$ that are kept low as \overline{RAS} falls, write operation is inhibited on the chip. If $\overline{WB}(/WE)$ is high as \overline{RAS} falls, the write-per-bit option is not used and a write cycle is executed for all four data bits.

Early Write Cycle. An early write cycle is executed by bringing (WB/)WE low before CAS. Data is strobed by CAS, with setup and hold times referenced to this signal, and the output remains in high impedance for the entire cycle. As RAS falls, (DT/)OE must meet the setup and hold times of a high DT, but otherwise (DT/)OE does not affect any circuit operation while CAS is active.

Read-Write/Read-Modify-Write Cycle. Bringing the (WB/)WE signal low with RAS and CAS low executes this cycle. (W_i/)IO_i shows read data at access time. Afterward, in preparation for the upcoming write cycle, (W_i/)IO_i is returned to high impedance by a high (DT/) OE. The data to be written is strobed by (WB/)WE, with setup and hold times referenced to this signal.

Late Write Cycle. This cycle shows the timing flexibility of (DT/)OE, which can be activated just after (WB/)WE falls, even when (WB/)WE is brought low after CAS.

Refresh Cycle. A cycle at each of the 256 row addresses (A_0 through A_7) will refresh all storage cells. Any cycle in the random access port (i.e., read, write, refresh, or data transfer) refreshes the 1024 bits selected by the \overline{RAS} addresses or by the on-chip refresh address counter.

RAS-only Refresh Cycle. A cycle having only RAS active refreshes one row of the storage array. A high CAS is maintained while RAS is active to keep (W_i)|O_i in a state of high impedance. This cycle is preferred for refreshing, especially when the host system consists of multiple rows of random access devices. The data outputs may be OR-tied with no bus contention when RAS-only refresh cycles are executed.

CAS Before RAS Refresh Cycle. This cycle executes internal refreshing using the on-chip control circuitry. Whenever CAS is low as RAS falls, this circuitry automatically refreshes the row addresses specified by the internal address counter. In this cycle, the circuit operation based on CAS is maintained in a reset state. When internal refreshing is complete, the address counter automatically increments in preparation for the next CAS before RAS cycle.

Hidden Refresh Cycle. This function performs hidden refreshing after a read cycle, without disturbing the read data output. Once valid, the data output is controlled by CAS and OE. After the read cycle, CAS is held low while RAS goes high for precharging. A RAS-only cycle is then executed (except that CAS is held low instead of high) and the data output remains valid. Since hidden refreshing is the same as CAS before RAS refreshing, the data output remains valid during either operation.

Fast-Page Cycle. This feature allows faster data access by keeping the same row address while successive column addresses are strobed onto the chip. By maintaining RAS low while successive CAS cycles are executed, data is transferred at a faster rate because RAS addresses are maintained internally and do not have to be reapplied. During this operation, it is also possible to execute read, write and read-write/read-modify-write cycles. Additionally, the write-per-bit control specified in the entry write cycle is maintained through the following fast-page write cycle.



Data Transfer Cycle. A data transfer cycle is executed by bringing DT(/OE) low as RAS falls. The specified 1 of the possible 256 rows involved in the data transfer, aswell as the starting location of the following serial read cycle in the serial read port, are defined by address inputs. DT(/OE) must be low for a specified time, measured from RAS and CAS, so that the data transfer condition may be satisfied . The low-to-high transition of \overline{DT} causes two transfer operations through the data transfer gates: column address buffer outputs are transferred to the serial address counters, and storage cell data amplified on digit lines is transferred to the data register. At least one SC cycle is required to hold the data in the register. Otherwise, the beginning of the next transfer cycle destroys the newly transferred data. RAS and CAS must be low during these operations to keep the transferred data in the random access port.

Serial Read Port

The serial read port is used only to read serially the contents of the data register starting from a specified location. The entire operation, therefore, follows a data transfer cycle. Data stored in the serial register remains valid for a minimum of 4 ms after the transfer cycle. The only condition under which the serial read port must synchronize with the random access port is when the positive transition of $\overline{DT}(/\overline{OE})$ must occur within a specified period in an SC cycle. Except for this SC cycle, the serial read port can operate asynchronously with the random access port. The output data appears at SO; after an access time of t_{SCA}, measured from SC high, only when $\overline{\mathsf{SOE}}$ is maintained low. The SC cycle that includes the positive transition of $\overline{DT}(\overline{OE})$ shows old data in the data register; subsequent SC cycles show new data transferred to the data register serially and in a looped manner. The serial output is maintained until the next SC signal is activated. SOE controls the impedance of the serial output to allow multiplexing of more than one bank of μ PD41264 graphics buffers into the same external circuitry. When SOE is low, SOi is enabled and the proper data is read. When SOE is at a high logic level, SOi is disabled and in a state of high impedance.

DC Characteristics

5 0 V +10%

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ابل	-10		10	μΑ	$V_{IN} = 0$ to 5.5 V; all other pins not under test = 0 V
Output leakage current	loL	-10		10	μΑ	D _{OUT} (IO _i , SO _i) disabled; V _{OUT} = 0 to 5.5 V
Random access port output voltage, high	V _{OH(R)}	2.4			٧	I _{OH(R)} = -2 mA
Random access port output voltage, low	V _{OL(R)}			0.4	٧	I _{OL(R)} = 4.2 mA
Serial read port output voltage, high	V _{OH(S)}	2.4			٧	I _{OH(S)} = -2 mA
Serial read port output voltage, low	V _{OL(S)}			0.4	٧	$I_{OL(S)} = 4.2 \text{ mA}$





Power Supply Current

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

			-12	-15		
Random Access Port	Serial Read Port	Symbol	Max	Max	Unit	Test Conditions
Read/write cycle	Standby	[[] CC1	95	85	mA	\overline{RAS} and \overline{CAS} cycling; $t_{RC} = t_{RC}$ min; $IO = 0$ mA; $SC = \overline{SOE} = V_{IH}$ (Note 1)
Standby	Standby	l _{CC2}	12	12	mA	$\overline{RAS} = V_{IH}$; $D_{OUT} = \text{high impedance}$; $SC = \overline{SOE} = V_{IH}$
RAS-only refresh cycle	Standby	lcc3	75	65	mA	\overline{RAS} cycling; $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC}$ min; $SC = \overline{SOE} = V_{IH}$
Page cycle	Standby	ICC4	65	55	mA	$\overline{\text{RAS}} = V_{\text{IL}}$; $\overline{\text{CAS}}$ cycling; $t_{\text{PC}} = t_{\text{PC}}$ min; $\text{SC} = \overline{\text{SOE}} = V_{\text{IH}}$ (Note 1)
CAS before RAS refresh cycle	Standby	lcc5	75	65	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; $t_{\text{RC}} = t_{\text{RC}}$ min; $\text{SC} = \overline{\text{SOE}} = V_{\text{IH}}$ (Note 1)
Data transfer	Standby	lcce	120	100	mA	\overline{DT} low as \overline{RAS} falls; $t_{RC} = t_{RC}$ min; SC = $\overline{SOE} = V_{IH}$
Read/write cycle	Active	lcc7	155	130	mA	\overline{RAS} and \overline{CAS} cycling; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{JL}$; SC cycling; $t_{SCC} = t_{SCC}$ min (Note 1)
Standby	Active	lccs	60	45	mA	$\overline{RAS} = V_{IH}$; $D_{OUT} = \text{high impedance}$; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min (Note 1)
RAS-only refresh cycle	Active	l _{CC9}	135	110	mA	\overline{RAS} cycling; $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min (Note 1)
Page cycle	Active	l _{CC10}	125	100	mA	$\overline{RAS} = V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min (Note 1)
CAS before RAS refresh cycle	Active	lcc11	135	110	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; $t_{\text{RC}} = t_{\text{RC}}$ min; $\overline{\text{SOE}} = V_{\text{IL}}$; SC cycling; $t_{\text{SCC}} = t_{\text{SCC}}$ min (Note 1)
Data transfer	Active	CC12	180	145	mA	\overline{DT} low as \overline{RAS} falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min (Note 1)

Notes:

AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter		μPD41264-12		μPD41264-15			
	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Column address hold time after RAS low	t _{AR}	80		100	····	ns	
Column address setup time	†ASC	0		0		ns	
Row address setup time	t _{ASR}	0		О		ns	
Access time from CAS	t _{CAC}		60		75	ns	(Notes 2, 5)
Column address hold time	t _{CAH}	20		25		ns	
CAS pulse width	tcas	60	10,000	75	10,000	ns	

⁽¹⁾ No load on IO; or SO;. Except for I_{CC2} , I_{CC3} , and I_{CC6} , real values depend on output loading and cycle rates.



AC Characteristics (cont)

		μPD41264-12		μPD41264-15			_
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
DT low hold time after RAS low	t _{CDH}	40		55		ns	(Note 12)
CAS before RAS refresh hold time	toHR	25		30		ns	
CAS precharge time (page cycle only)	t _{CP}	50		60		ns	
CAS precharge time (nonpage cycle)	t _{CPN}	25		30		ns	
CAS high to RAS low precharge time	tCRP	10		10	<u></u>	ns	
CAS hold time	^t csH	120		150		ns	
CAS before RAS refresh setup time	tosa	10		10		ns	
CAS to WE delay	tcwp	100		120		ns	(Note 10)
Write command to CAS lead time	t _{CWL}	40		45		ns	
Data-in hold time	t _{DH}	35		45		ns	(Note 11)
DT high hold time	t _{DHH}	20		25		ns	
Data-in hold time after RAS low	t _{DHR}	95		120		ns	
DT high setup time	^t DHS	0		0		ns	
DT low setup time	t _{DLS}	0		0		ns	
Data-in setup time	t _{DS}	00		0		ns	(Note 11)
DT high to CAS high delay	t _{DTC}	10		10		ns	
DT high hold time after RAS high	^t DT H	20		25		ns	
DT high to RAS high delay	t _{DTR}	10		10		ns	
OE pulse width	t _{OE}	35		40		ns	
Access time from OE	^t OEA		30		40	ns	(Note 2)
OE to data-in setup delay	toED	35		40		ns	
OE hold time after WE low	^t oeh	30		40		ns	
OE to RAS inactive setup time	toes	10		10		ns	
Output disable time from OE high	toez	0	30	0	40	ns	(Note 6)
Output disable time from CAS high	toff	0	30	0	40	ns	(Note 6)
Page cycle time	t _{PC}	120		145		ns ———	
Access time from RAS	†RAC		120		150	nc	(Notes 2, 4)
Row address hold time	^t RAH	15		20		ns	
RAS pulse width	tRAS	120	10,000	150	10,000	ns	
Random read or write cycle time	t _{RC}	220		270		ns	(A) - 4)
RAS to CAS delay time	tRCD	25	60	30	75	ns	(Note 4)
Read command hold time after CAS high	t _{RCH} _	0		0		ns	(Note 9)
Read command setup time	t _{RCS}	0		0		ns	
DT low hold time after RAS low	t _{RDH}	100		130		ns	
(serial port active)			4		4	ms	
Refresh interval	*REF	90		100		ns	
RAS precharge time	t _{RP}	90		0		ns	
RAS high to CAS low precharge time	t _{RPC}	20		20		ns	(Note 9)
Read command hold after RAS high RAS hold time	t _{RRH}	60		75		ns	





AC Characteristics (cont)

		μPD4	1264-12	μPD41264-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read-write/read-modify-write cycle time	t _{RWC}	300		355		ns	
RAS to WE delay	t _{RWD}	160		195		ns	(Note 10)
Write command to RAS lead time	tRWL	40		45		ns	
SC pulse width	tscн	10		20		ns	
Serial output access time from SC	tsca		40		60	ns	(Notes 2, 7)
Serial clock cycle time	tscc	40	50,000	60	50,000	ns	
SC precharge time	t _{SCL}	10		20	· · · · · · · · · · · · · · · · · · ·	ns	
SC high to DT high delay	tspp	10		20		ns	
SC low hold time after DT high	t _{SDH}	10		20		ns	
Serial output access time from SOE	tsoA		35		50	ns	
SOE pulse width	t _{SOE}	15		20		ns	
Serial output hold time after SC high	t soн	, 10		10		ns	
SOE low to serial output setup delay	tsoo	5		5		ns	
SOE precharge time	tsop	15		20		ns	
Serial output disable time from SOE high	tsoz	0	30	0	40	ns	(Note 6)
Rise and fall transition time	t _T	3	50	3	50	ns	
Write-per-bit hold time	t _{WBH}	20		25		ns	
Write-per-bit setup time	twas	0		0		ns	
Write command hold time	†wcн	35		45		ns	
Write command hold time after RAS low	twcn	95		120		ns	
Write command setup time	twcs	0		0		ns	(Note 10)
Write bit selection hold time	twH	20		25		ns	
Write command pulse width	twp	35		45		ns	
Write bit selection setup time	tws	0		0		ns	

Notes:

- See input/output timing waveforms for timing reference voltages.
- (2) See figures 1 and 2 for output loads.
- (3) An initial pause of 100 µs is required after power-up, followed by any eight RAS cycles (except CAS-before-RAS cycles), before proper device operation is achieved.
- (4) Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. The t_{RCD} (max) limit is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} .
- (5) Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- (6) An output disable time defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- (7) Data in the serial output register remains valid for 4 ms (min) after a data transfer cycle.
- (8) V_{IH} (min) and V_{IL} (min) are reference levels for measuring the timing of input signals. Additionally, transition times are measured between V_{IH} and V_{IL} .

- (9) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (10) t_{WCS}, t_{CWD}, and t_{RWD} are restrictive operating parameters in read-write and read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output (at access time and until CAS returns to V_{IH}) is indeterminate.
- (11) These parameters are referenced to the falling edge of CAS in early write cycles and to the falling edge of (WB/)WE in delayed write or read-modify-write cycles.
- (12) Use t_{RDH} and t_{CDH} when the serial port is active and t_{RDH1} , t_{RSD} , t_{CSD} and t_{SSC} if it is in standby.
- (13) SOE may be tied to GND if the output enable function of the serial port is not needed.



Figure 1. Input Timing




Figure 2. Output Timing




Figure 3. Output Loading in Random Access Port





Figure 4. Output Loading in Serial Read Port









Timing Waveforms

Read Cycle






Early Write Cycle






Late Write Cycle






Read-Write/Read-Modify-Write Cycle






RAS-Only Refresh Cycle




CAS Before RAS Refresh Cycle






Hidden Refresh Cycle






Page Read Cycle






Page Early Write Cycle






Page Late Write Cycle






Page Read-Modify-Write Cycle






Data Transfer Cycle (Serial Port in Standby)





Data Transfer Cycle (Serial Port Active)





Serial Read Cycle

