September 2005

FAIRCHILD

SEMICONDUCTOR

FDZ203N

N-Channel 2.5V Specified PowerTrench[®] BGA MOSFET

General Description


Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ203N minimizes both PCB space and $R_{DS(ON)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{DS(ON)}$.

Applications

- Battery management
- Load switch
- Battery protection

Features

- 7.5 A, 20 V. $R_{DS(ON)} = 18 \text{ m}\Omega @ V_{GS} = 4.5$ $R_{DS(ON)} = 30 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Occupies only 4 mm² of PCB area. Less than 40% of the area of a SSOT-6
- Ultra-thin package: less than 0.80 mm height when mounted to PCB
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit.
- High power and current handling capability.



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{DSS}	Drain-Source Voltage			20	V
V _{GSS}	Gate-Source Voltage			±12	V
l _D	Drain Curre	Drain Current – Continuous (Note 1a)		7.5	A
		 Pulsed 		20	
PD	Power Dissi	pation (Steady State)	(Note 1a)	1.6	W
	Operating and Storage Junction Temperature Range			-55 to +150	
Therma	I Charac	teristics			<u> </u>
т _ј , т _{ѕтс} Therma			emperature Range	-55 10 +150	
Therma R _{0JA}	I Charac	teristics sistance, Junction-to-A	mbient (Note 1a)	<u> </u>	•C/W
Therma	I Charact Thermal Re Thermal Re	teristics	mbient (Note 1a) all (Note 1)	67	
Therma R _{0JA} R _{0JB} R _{0JC} Packag Device	I Charact Thermal Re Thermal Re Thermal Re	teristics sistance, Junction-to-A sistance, Junction-to-B	mbient (Note 1a) all (Note 1) ase (Note 1)	67	

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	20			V
ΔBV _{DSS} ΔTJ	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25° C		14		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	0.6	0.8	1.5	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25° C		-3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = 4.5 \ V, & I_D = 7.5 \ A \\ V_{GS} = 2.5 \ V, & I_D = 5.5 \ A \\ V_{GS} = 4.5 \ V, \ I_D = 7.5 \ A, \ T_J \!=\! 125^\circ \! C \end{array} $		14 20 20	18 30 28	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	20			Α
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_D = 7.5 \text{ A}$		33		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		1127		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		268		pF
C _{rss}	Reverse Transfer Capacitance	-		134		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 10V, \qquad I_D = 1 A,$		8	16	ns
t _r	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		11	20	ns
t _{d(off)}	Turn–Off Delay Time			26	42	ns
t _f	Turn–Off Fall Time			8	16	ns
Q _q	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_D = 7.5 \text{ A},$		11	15	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 4.5 V$		2		nC
Q _{gd}	Gate–Drain Charge			3		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
l _s	Maximum Continuous Drain–Source				1.3	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = 1.3 A$ (Note 2)		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 9A,		20		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		14	i	nC

Notes:

R_{0JA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{0JB}, is defined for reference. For R_{0JC}, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{0JC} and R_{0JB} are guaranteed by design while R_{0JA} is determined by the user's board design.




 $Scale 1: 1 \mbox{ on letter size paper} \\ 2. 2. \qquad \mbox{Pulse Test: Pulse Width < } 300 \mu \mbox{s, Duty Cycle < } 2.0\%$

67 °C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

a)


00000

b) 155 °C/W when mounted on a minimum pad of 2 oz copper FDZ203N




FDZ203N

FDZ203N Rev.E6(W)



FDZ203N

FDZ203N Rev.E6(W)



FDZ203N

FDZ203N Rev.E6(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [™]	FAST [®]	ISOPLANAR™ LittleFET™	PowerSaver™ PowerTrench [®]	SuperSOT™-8 SyncFET™
ActiveArray™ Bottomless™	FASTr™ FPS™	MICROCOUPLER™	QFET [®]	TinyLogic [®]
Build it Now™	FRFET™	MicroFET™	QS™	TINYOPTO™
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TruTranslation™
CROSSVOLT™	GTO™	MICROWIRE™	Quiet Series™	UHC™
DOME™	HiSeC™	MSX™	RapidConfigure™	UltraFET [®]
EcoSPARK™	I²C™	MSXPro™	RapidConnect™	UniFET™
E ² CMOS [™]	<i>i-Lo</i> ™	OCX™	μSerDes™	VCX™
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER [®]	Wire™
FACT™	IntelliMAX™	OPTOLOGIC [®]	SMART START™	
FACT Quiet Serie	S [™]	OPTOPLANAR™	SPM™	
A arrange the heared		PACMAN™	Stealth™	
	. Around the world.™	POP™	SuperFET™	
The Power France		Power247™	SuperSOT™-3	
Programmable A		PowerEdge™	SuperSOT™-6	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.