



# LD39100XX


## LD39100XX12, LD39100XX25

### 1 A, low quiescent current, low noise voltage regulator

Preliminary data

#### Features

- Input voltage from 1.5 to 5.5 V
- Ultra low dropout voltage (200 mV typ. at 1 A load)
- Very low quiescent current (20  $\mu$ A typ. at no load, 200  $\mu$ A typ. at 1 A load, 1  $\mu$ A max in off mode)
- Very low noise with no bypass capacitor (30  $\mu$ V<sub>RMS</sub> at  $V_{OUT} = 0.8$  V)
- Output voltage tolerance:  $\pm 2.0$  % @ 25 °C
- 1 A guaranteed output current
- Wide range of output voltages available on request: 0.8 V to 4.5 V with 100 mV step and adjustable from 0.8 V
- Logic-controlled electronic shutdown
- Stabilized with ceramic capacitors  $C_{OUT} = 1$   $\mu$ F
- Internal current and thermal limit
- DFN6 (3 x 3 mm) package
- Temperature range: -40 °C to 125 °C



An enable logic control function puts the LD39100xx in shutdown mode, allowing a total current consumption lower than 1  $\mu$ A. The device also includes short-circuit constant current limiting and thermal protection. Typical applications are printers, personal digital assistants (PDAs), cordless phones and consumer applications.

#### Description

The LD39100xx provides 1 A maximum current from an input voltage ranging from 1.5 V to 5.5 V with a typical dropout voltage of 200 mV. The device is stable due to the use of ceramic capacitors on the input and output. The ultra low drop-voltage, low quiescent current and low noise features make it suitable for low power battery powered applications. Power supply rejection is 65 dB at low frequencies and starts to roll off at 10 kHz.

**Table 1. Device summary**

Part numbers	Order codes	Output voltages
LD39100XX	LD39100PUR	Adj. from 0.8 V
LD39100XX12	LD39100PU12R	1.2 V
LD39100XX25	LD39100PU25R	2.5 V

# Contents

<b>1</b>	<b>Circuit schematics</b> .....	<b>3</b>
<b>2</b>	<b>Pin configuration</b> .....	<b>4</b>
<b>3</b>	<b>Maximum ratings</b> .....	<b>5</b>
<b>4</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>5</b>	<b>Typical performance characteristics</b> .....	<b>10</b>
<b>6</b>	<b>Application information</b> .....	<b>15</b>
6.1	Power dissipation .....	16
6.2	Enable function .....	17
6.3	Power Good function .....	17
<b>7</b>	<b>Package mechanical data</b> .....	<b>18</b>
<b>8</b>	<b>Different output voltage versions of the LD39100xx available on request</b> .....	<b>22</b>
<b>9</b>	<b>Revision history</b> .....	<b>23</b>

# 1 Circuit schematics

Figure 1. Schematic diagram for the LD39100PU





Figure 2. Schematic diagram for the LD39100PUxx



## 2 Pin configuration

Figure 3. Pin connection (top view)




Table 2. Pin description

Symbol	Pin n°		Function
	LD39100PU	LD39100PUxx	
EN	1	1	Enable pin logic input: Low=shutdown, High=active
GND	2	2	Common ground
PG	3	3	Power Good
V <sub>OUT</sub>	4	4	Output voltage
ADJ	5	-	Adjust pin
V <sub>IN</sub>	6	6	Input voltage of the LDO
NC	-	5	Not connected
GND	EXP pad		Exposed pad must be connected to GND

### 3 Maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{IN}$	DC input voltage	-0.3 to 7	V
$V_{OUT}$	DC output voltage	-0.3 to $V_{IN} + 0.3$ (7 V max)	V
EN	Enable pin	-0.3 to $V_{IN} + 0.3$ (7 V max)	V
PG	Power Good pin	-0.3 to 7	V
ADJ	Adjust pin	4	V
$I_{OUT}$	Output current	Internally limited	
$P_D$	Power dissipation	Internally limited	
$T_{STG}$	Storage temperature range	- 65 to 150	°C
$T_{OP}$	Operating junction temperature range	- 40 to 125	°C

*Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.*

**Table 4. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJA}$	Thermal resistance junction-ambient	55	°C/W
$R_{thJC}$	Thermal resistance junction-case	10	°C/W

**Table 5. ESD performance**

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD protection voltage	HBM	4	kV
		MM	0.4	kV

## 4 Electrical characteristics

$T_J = 25\text{ }^\circ\text{C}$ ,  $V_{IN} = 1.8\text{ V}$ ,  $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$ ,  $I_{OUT} = 100\text{ mA}$ ,  $V_{EN} = V_{IN}$ , unless otherwise specified.

**Table 6. Electrical characteristics for the LD39100PU**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage		1.5		5.5	V
$V_{ADJ}$	$V_{ADJ}$ accuracy	$I_{OUT}=10\text{ mA}$ , $T_J = 25\text{ }^\circ\text{C}$	784	800	816	mV
		$I_{OUT}=10\text{ mA}$ , $-40\text{ }^\circ\text{C}<T_J<125\text{ }^\circ\text{C}$	776	800	824	
$I_{ADJ}$	Adjust pin current				1	$\mu\text{A}$
$\Delta V_{OUT}$	Static line regulation	$V_{OUT}+1\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ , $I_{OUT}=100\text{ mA}$		0.01		%/V
$\Delta V_{OUT}$	Transient line regulation <sup>(1)</sup>	$\Delta V_{IN}=500\text{ mV}$ , $I_{OUT}=100\text{ mA}$ , $t_R=5\text{ }\mu\text{s}$		10		mVpp
		$\Delta V_{IN}=500\text{ mV}$ , $I_{OUT}=100\text{ mA}$ , $t_F=5\text{ }\mu\text{s}$		10		
$\Delta V_{OUT}$	Static load regulation	$I_{OUT}=10\text{ mA}$ to 1A		0.002		%/mA
$\Delta V_{OUT}$	Transient load regulation <sup>(1)</sup>	$I_{OUT}=10\text{ mA}$ to 1A, $t_R=5\text{ }\mu\text{s}$		40		mVpp
		$I_{OUT}=1\text{ A}$ to 10mA, $t_F=5\text{ }\mu\text{s}$		40		
$V_{DROP}$	Dropout voltage <sup>(2)</sup>	$I_{OUT}=1\text{ A}$ , $V_O$ fixed to 1.5V $40\text{ }^\circ\text{C}<T_J<125\text{ }^\circ\text{C}$		200	400	mV
$e_N$	Output noise voltage	10Hz to 100kHz, $I_{OUT}=100\text{ mA}$ , $V_{OUT}=0.8\text{ V}$		30		$\mu\text{V}_{RMS}$
SVR	Supply voltage rejection $V_O=0.8\text{ V}$	$V_{IN}=1.8\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE}=0.25\text{ V}$ , freq. = 1kHz $I_{OUT}=10\text{ mA}$		65		dB
		$V_{IN}=1.8\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE}=0.25\text{ V}$ , freq.=10kHz $I_{OUT}=100\text{ mA}$		62		
$I_Q$	Quiescent current	$I_{OUT}=0\text{ mA}$		20		$\mu\text{A}$
		$I_{OUT}=0\text{ mA}$ , $-40\text{ }^\circ\text{C}<T_J<125\text{ }^\circ\text{C}$			50	
		$I_{OUT}=0$ to 1A		200		
		$I_{OUT}=0$ to 1A, $-40\text{ }^\circ\text{C}<T_J<125\text{ }^\circ\text{C}$			300	
		$V_{IN}$ input current in off mode: $V_{EN}=\text{GND}^{(3)}$		0.001	1	
PG	Power good output threshold	Rising edge		0.92*		V
		Falling edge		0.8*		
	Power good output voltage low	$I_{sink}=6\text{ mA}$ open drain output			0.4	V
$I_{SC}$	Short-circuit current	$R_L=0$		1.5		A

**Table 6. Electrical characteristics for the LD39100PU (continued)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{EN}$	Enable input logic low	$V_{IN}=1.5V$ to $5.5V$ , $40^{\circ}C < T_J < 125^{\circ}C$			0.4	V
	Enable input logic high		0.9			V
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}$		0.1	100	nA
$t_{ON}$	Turn-on time <sup>(4)</sup>			30		$\mu s$
$T_{SHDN}$	Thermal shutdown			160		$^{\circ}C$
	Hysteresis			20		
$C_{OUT}$	Output capacitor	Capacitance (see typical performance characteristics for stability)	1		22	$\mu F$

1. All transient values are guaranteed by design, not production tested
2. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for output voltages below 1.5 V
3. PG pin floating
4. Turn-on time is time measured between the enable input just exceeding  $V_{EN}$  high value and the output voltage just reaching 95% of its nominal value

$T_J = 25\text{ }^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ,  $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$ ,  $I_{OUT} = 100\text{ mA}$ ,  $V_{EN} = V_{IN}$ , unless otherwise specified.

Table 7. Electrical characteristics for LD39100PUxx

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_I$	Operating input voltage		1.5		5.5	V
$V_{OUT}$	$V_{OUT}$ accuracy	$V_{OUT} > 1.5\text{V}$ , $I_{OUT} = 10\text{mA}$ , $T_J = 25\text{ }^\circ\text{C}$	-2.0		2.0	%
		$V_{OUT} > 1.5\text{V}$ , $I_{OUT} = 10\text{mA}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$	-3.0		3.0	
		$V_{OUT} \leq 1.5\text{V}$ , $I_{OUT} = 10\text{mA}$		$\pm 20$		mV
		$V_{OUT} \leq 1.5\text{V}$ , $I_{OUT} = 10\text{mA}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$		$\pm 30$		
$\Delta V_{OUT}$	Static line regulation	$V_{OUT} + 1\text{V} \leq V_{IN} \leq 5.5\text{V}$ , $I_{OUT} = 100\text{mA}$		0.01		%/V
$\Delta V_{OUT}$	Transient line regulation <sup>(1)</sup>	$\Delta V_{IN} = 500\text{mV}$ , $I_{OUT} = 100\text{mA}$ , $t_R = 5\mu\text{s}$		10		mVpp
		$\Delta V_{IN} = 500\text{ mV}$ , $I_{OUT} = 100\text{mA}$ , $t_F = 5\mu\text{s}$		10		
$\Delta V_{OUT}$	Static load regulation	$I_{OUT} = 10\text{ mA to } 1\text{A}$		0.002		%/mA
$\Delta V_{OUT}$	Transient load regulation <sup>(1)</sup>	$I_{OUT} = 10\text{ mA to } 1\text{A}$ , $t_R = 5\mu\text{s}$		40		mVpp
		$I_{OUT} = 1\text{A to } 10\text{mA}$ , $t_F = 5\mu\text{s}$		40		
$V_{DROP}$	Dropout voltage <sup>(2)</sup>	$I_{OUT} = 1\text{A}$ , $V_{OUT} > 1.5\text{V}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$		200	400	mV
$e_N$	Output noise voltage	10Hz to 100kHz, $I_{OUT} = 100\text{mA}$ , $V_{OUT} = 2.5\text{V}$		85		$\mu\text{V}_{RMS}$
SVR	Supply voltage rejection $V_{OUT} = 1.5\text{V}$	$V_{IN} = V_{OUT(NOM)} + 0.5\text{V} + / - V_{RIPPLE}$ $V_{RIPPLE} = 0.1\text{V}$ , Freq. = 1kHz $I_{OUT} = 10\text{mA}$		65		dB
		$V_{IN} = V_{OUT(NOM)} + 0.5\text{V} + / - V_{RIPPLE}$ $V_{RIPPLE} = 0.1\text{V}$ , Freq. = 10 kHz $I_{OUT} = 100\text{mA}$		62		
$I_Q$	Quiescent current	$I_{OUT} = 0\text{ mA}$		20		$\mu\text{A}$
		$I_{OUT} = 0\text{ mA}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$			50	
		$I_{OUT} = 0\text{ to } 1\text{A}$		200		
		$I_{OUT} = 0\text{ to } 1\text{A}$ $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$			300	
		$V_{IN}$ input current in OFF mode: $V_{EN} = \text{GND}^{(3)}$		0.001	1	
PG	Power good output threshold	Rising edge		$0.92^* V_{OUT}$		V
		Falling edge		$0.8^* V_{OUT}$		
	Power good output voltage low	$I_{sink} = 6\text{mA}$ open drain output			0.4	V
$I_{SC}$	Short-circuit current	$R_L = 0$		1.5		A
$V_{EN}$	Enable input logic low	$V_{IN} = 1.5\text{ V to } 5.5\text{ V}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$			0.4	V
	Enable input logic high		0.9			V



**Table 7. Electrical characteristics for LD39100PUxx (continued)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}$		0.1	100	nA
$T_{ON}$	Turn-on time <sup>(4)</sup>			30		$\mu$ s
$T_{SHDN}$	Thermal shutdown			160		°C
	Hysteresis			20		
$C_{OUT}$	Output capacitor	Capacitance (see typical performance characteristics for stability)	1		22	$\mu$ F

1. All transient values are guaranteed by design, not production tested
2. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for output voltages below 1.5 V
3. PG pin floating
4. Turn-on time is time measured between the enable input just exceeding  $V_{EN}$  high Value and the output voltage just reaching 95% of its nominal value

# 5 Typical performance characteristics

$$C_{IN} = C_{OUT} = 1 \mu F.$$

Figure 4.  $V_{ADJ}$  accuracy




Figure 5.  $V_{OUT}$  accuracy




Figure 6. Dropout voltage vs. temperature




Figure 7. Dropout voltage vs. temperature




Figure 8. Dropout voltage vs. output current




Figure 9. Short-circuit current vs. drop voltage




Figure 10. Output voltage vs. input voltage




Figure 11. Output voltage vs. input voltage




Figure 12. Quiescent current vs. temperature




Figure 13. VIN input current in off mode vs. temperature




Figure 14. Load regulation




Figure 15. Line regulation




Figure 16. Line regulation




Figure 17. Supply voltage rejection vs. temperature




Figure 18. Supply voltage rejection vs. temperature




Figure 19. Supply voltage rejection vs. frequency




Figure 20. Supply voltage rejection vs. frequency




Figure 21. Output noise voltage vs. frequency




Figure 22. Enable voltage vs. temperature




Figure 23. Load transient




Figure 24. Load transient




Figure 25. Load transient




Figure 26. Load transient




Figure 27. Line regulation transient






Figure 28. Startup transient




$V_{EN} = V_{IN} =$  from 0.8 V,  $V_{OUT} = 0.8$  V,  $I_{OUT} = 100$  mA

Figure 29. Enable transient




$V_{EN} = 0$  to 2 V,  $V_{OUT} = 0.8$  V,  $V_{IN} = 3.5$  V,  $I_{OUT} = 100$  mA,  $t_R = 5$   $\mu$ s

Figure 30. ESR required for stability with ceramic capacitors



$V_{IN} = V_{EN} =$  from 1.5 V to 5.5 V,  $V_{OUT} = 0.8$  V,  $I_{OUT} =$  from 1 mA to 1 A

Figure 31. ESR required for stability with ceramic capacitors



$V_{IN} = V_{EN} =$  from 3.5 V to 5.5 V,  $V_{OUT} = 2.5$  V,  $I_{OUT} =$  from 1 mA to 1 A

## 6 Application information


The LD39100xx is an ultra low dropout linear regulator. It provides up to 1 A with a low 200 mV dropout. The input voltage range is from 1.5 V to 5.5 V. The device is available in fixed and adjustable output versions.

The regulator is equipped with internal protection circuitry, such as short-circuit current limiting and thermal protection.


The regulator is stable due to ceramic capacitors on the input and the output. The expected values of the input and output ceramic capacitors are from 1  $\mu$ F to 22  $\mu$ F with 1  $\mu$ F typical. The input capacitor must be connected within 0.5 inches of the  $V_{IN}$  terminal. The output capacitor must also be connected within 0.5 inches of output pin. There is no upper limit to the value of the input capacitor.

*Figure 32* and *Figure 33* illustrate the typical application schematics:

**Figure 32. Typical application circuit for the fixed output version**



**Figure 33. Typical application circuit for the adjustable version**



For the adjustable version, the output voltage can be adjusted from 0.8 V up to the input voltage, minus the voltage drop across the PMOS (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, thus allowing remote voltage sensing.

The resistor divider should be selected using the following equation:

$$V_{OUT} = V_{ADJ} (1 + R_1 / R_2) \text{ with } V_{ADJ} = 0.8 \text{ V (typ.)}$$

It is recommended to use resistors with values in the range of 10 k $\Omega$  to 50 k $\Omega$ . Lower values can also be suitable, but will increase current consumption.

## 6.1 Power dissipation

An internal thermal feedback loop disables the output voltage if the die temperature rises to approximately 160 °C. This feature protects the device from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without the risk of damaging the device.

It is very important to use a good PC board layout to maximize power dissipation. The thermal path for the heat generated by the device is from the die to the copper lead frame through the package leads and exposed pad to the PC board copper. The PC board copper acts as a heat sink. The footprint copper pads should be as wide as possible to spread and dissipate the heat to the surrounding ambient. Feed-through vias to the inner or backside copper layers are also useful in improving the overall thermal performance of the device.

The power dissipation of the device depends on the input voltage, output voltage and output current, and is given by:

$$P_D = (V_{IN} - V_{OUT}) I_{OUT}$$

The junction temperature of the device is:

$$T_{J\_MAX} = T_A + R_{thJA} \times P_D$$


where:

$T_{J\_MAX}$  is the maximum junction of the die, 125 °C;

$T_A$  is the ambient temperature;

$R_{thJA}$  is the thermal resistance junction-to-ambient.

Figure 34. Power dissipation vs. ambient temperature





## 6.2 Enable function

The LD39100xx features an enable function. When the EN voltage is higher than 2 V, the device is ON, and if it is lower than 0.8 V, the device is OFF. In shutdown mode, consumption is lower than 1  $\mu$ A.

The EN pin does not have an internal pull-up, which means that it cannot be left floating if it is not used.

## 6.3 Power Good function

Most applications require a flag showing that the output voltage is in the correct range.

The Power Good threshold depends on the adjust voltage. When the adjust is higher than  $0.92 \cdot V_{ADJ}$ , the Power Good (PG) pin goes to high impedance. If the adjust is below  $0.80 \cdot V_{ADJ}$  the PG pin goes to low impedance. If the device is functioning well, the Power Good pin is at high impedance. If the output voltage is fixed using an external or internal resistor divider, the Power Good threshold is  $0.92 \cdot V_{OUT}$ .


The use of the Power Good function requires an external pull-up resistor, which must be connected between the PG pin and  $V_{IN}$  or  $V_{OUT}$ . The typical current capability of the PG pin is up to 6 mA. The use of a pull-up resistor for PG in the range of 100 k $\Omega$  to 1 M $\Omega$  is recommended. If the Power Good function is not used, the PG pin must remain floating.

## 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

**DFN6 (3x3 mm) mechanical data**

Dim.	mm.			inch.		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.80	0.90	1.00	0.031	0.035	0.039
A1	0	0.02	0.05	0	0.001	0.002
A3		0.20			0.008	
b	0.23	0.30	0.38	0.009	0.012	0.015
D	2.90	3.00	3.10	0.114	0.118	0.122
D2	2.23	2.38	2.48	0.088	0.094	0.098
E	2.90	3.00	3.10	0.114	0.118	0.122
E2	1.50	1.65	1.75	0.059	0.065	0.069
e		0.95			0.037	
L	0.30	0.40	0.50	0.012	0.016	0.020



**Tape & reel QFNxx/DFNxx (3x3) mechanical data**

Dim.	mm.			inch.		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			18.4			0.724
Ao		3.3			0.130	
Bo		3.3			0.130	
Ko		1.1			0.043	
Po		4			0.157	
P		8			0.315	





Figure 35. DFN6 (3 x 3) footprint recommended data



## 8 Different output voltage versions of the LD39100xx available on request

**Table 8. Options available on request**

Order codes	Output voltages
LD39100PU10R	1.0 V
LD39100PU15R	1.5 V
LD39100PU18R	1.8 V
LD39100PU33R	3.3 V

# 9 Revision history

**Table 9. Document revision history**

Date	Revision	Changes
29-Jul-2009	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)