

HD100150


Hex D-type Latches

The HD100150 contains six D type latches with the True and Complement Outputs, a pair of Common Enables (\bar{E}_a and \bar{E}_b), and a common Master Reset(MR). A Q output follows its D input when both \bar{E}_a and \bar{E}_b are low. When either \bar{E}_a or

\bar{E}_b (or both) are high, a latch stores the last valid data present on its D input before \bar{E}_a or \bar{E}_b went high. The MR input overrides all other inputs and makes the Q outputs low.


■ PIN ARRANGEMENT

● HD100150




(Top View)

● HD100150F



Top View

■ LOGIC DIAGRAM



■ TRUTH TABLE (each latch)

D _n	\bar{E}_a	\bar{E}_b	MR	Q _n
L	L	L	L	L
H	L	L	L	H
x	H	x	L	*
x	x	H	L	*
x	x	x	H	L

H = High Level

L = Low Level

x = immaterial

* = Retains data present before \bar{E} positive transition

■ DC CHARACTERISTICS ($V_{EE} = -4.5V$, $V_{CC} = GND$, $T_a = 0$ to $+85^\circ C$)

Item	Symbol	Test Condition	min	typ	max	Unit
			79	113	159	mA
Supply Current	I_{EE}	All input open	—	—	450	μA
Input Current	I_{IH}	$V_{IN} = V_{IL\ max}$	MR input	—	—	
			Data input	—	—	μA
			Enable input	—	—	μA

Note) As for other items, refer to the "Common DC Characteristics".

■AC CHARACTERISTICS ($V_{EE} = -2.2$ to $-2.8V$, $V_{CC} = V_{CCA} = 2.0V$)**● HD100150**

Item	Symbol	Test Condition	0°C		25°C		85°C		Unit	
			min	max	min	typ	max	min		
Propagation Delay Time	t_{PLH}, t_{PHL}	See test circuit and waveform	E _a , E _b input	0.75	1.70	0.75	1.15	1.70	0.85	1.70
			MR input	1.00	2.25	1.00	1.55	2.35	1.00	2.35
			D _a input	0.50	1.35	0.55	0.60	1.40	0.55	1.40
Transition Time	t_{TLH}, t_{THL}	See test circuit and waveform		0.35	1.50	0.35	0.70	1.50	0.35	1.50
			D _a input	0.60		0.60	—	—	0.60	—
Setup Time	t_{ST}	See test circuit and waveform	MR input (Release Time)	1.90		2.10	—	—	2.10	—
			D _a input	0.50		0.50	—	—	0.40	—
Hold Time	t_h		E _a , E _b (L)	0.95		0.95	—	—	0.95	—
			MR (H)	1.50	—	1.50	—	—	1.50	—

● HD100150F

Item	Symbol	Test Condition	0°C		25°C		85°C		Unit	
			min	max	min	typ	max	min		
Propagation Delay Time	t_{PLH}, t_{PHL}	See test circuit and waveform	E _a , E _b input	0.70	1.45	0.75	1.05	1.50	0.75	1.50
			MR input	1.00	2.10	1.00	1.50	2.20	1.00	2.20
			D _a input	0.50	1.10	0.55	0.85	1.15	0.55	1.15
Transition Time	t_{TLH}, t_{THL}	See test circuit and waveform		0.45	1.50	0.45	0.70	1.50	0.45	1.50
			D _a input	0.60	—	0.60	—	—	0.60	—
Setup Time	t_{ST}	See test circuit and waveform	MR input (Release Time)	1.80		2.00	—	—	2.00	—
			D _a input	0.30	—	0.30	—	—	0.20	—
Hold Time	t_h		E _a , E _b (L)	0.75		0.75	—	—	0.75	—
			MR (H)	1.30		1.30	—	—	1.30	—

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.




Fig.1 Propagation Delay Time




Fig.2 Set-up and Hold Time