

# Am9864

T-46-13-27

8192 x 8-Bit Electrically Erasable PROM

Am9864

## DISTINCTIVE CHARACTERISTICS

- 5 V only operation
- Self Timed Write Cycle with on chip latches
- Ready/Busy Pin for end of write indication
- Data Protection Features to prevent writes from occurring during V<sub>CC</sub> power up/down
- Fast Read Access Time
  - Am9864-2/-20 : 200 ns
  - Am9864 /-25 : 250 ns
  - Am9864-30 : 300 ns
  - Am9864-3/-35 : 350 ns
- Minimum endurance of 10,000 write cycles per byte with a 10 year data retention (See 9864 Reliability Report Order #06891A for detailed information).


## GENERAL DESCRIPTION

The Am9864 is a 65,536 bit Electrically Erasable Programmable Read Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5 volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The Am9864 is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology to achieve the Electrically

Alterable Nonvolatile Storage. This technology employs the industry accepted Fowler-Nordheim tunneling across a thin oxide.

The Am9864 provides on chip the logic necessary to interface with most microprocessors. The latched inputs and self timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

## BLOCK DIAGRAM



## MODE SELECTION

Inputs			Outputs		Mode
CE	OE	WE	R/B	I/O	
L	L	H	H	Data Out	Read
L	H	$\square$	$\square$	Data In	Write
H	X	X	H	Hi Z	Standby
L	H	H	H	Hi Z	Read Inhibit
X	L	X	-	-	Write Inhibit

H = High  
 L = Low  
 X = Don't Care  
 $\square$  = Pulse

## PRODUCT SELECTOR GUIDE


Part Number	Am9864-2	Am9864-20	Am9864	Am9864-25	Am9864-30	Am9864-3	Am9864-35
V <sub>CC</sub> Supply tolerance	±5%	±10%	±5%	±10%	±10%	±5%	±10%
Access Time		200 ns		250 ns	300 ns		350 ns
Chip Select Delay		200 ns		250 ns	300 ns		350 ns
Output Enable Delay		75 ns		100 ns	120 ns		120 ns

Publication # 05003  
 Rev. D  
 Issue Date: May 1986  
 Amendment /0


CONNECTION DIAGRAMS  
Top View

T-46-13-27

LCC\*




CD005600



CD006000

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



\*Same pinouts apply to PLCC.


**ORDERING INFORMATION**

T-46-13-27

**Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number
- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations	
AM9864-2	PC, PCB, DC, DCB, DI, DIB, LI, LIB
AM9864-20	
AM9864	
AM9864-3	PC, PCB, DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM9864-25	
AM9864-35	

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\*To be announced.


T-46-13-27

**ORDERING INFORMATION**

**APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9864-25	/BXA, /BXC, /BUC
AM9864-30	
AM9864-35	

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



**FUNCTIONAL DESCRIPTION****Read Mode**

The Am9864 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} + t_{OE}$ .

**Standby Mode**

The Am9864 has a standby mode which reduces the active power dissipation by 60%, from 525 mW to 210 mW ( $V_{CC} \pm 5\%$  values for 0 to 70°C). The Am9864 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

**Data Protection**

The Am9864 incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power up and power down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power up and power down, a write cycle is locked out for  $V_{CC}$  less than 3.3 volts (typical 3.8 V). It is the users' responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.3 volts.

There is a  $\overline{WE}$  lockout circuit that prevents  $\overline{WE}$  pulses of less than 10 ns duration from initiating a write cycle.\*

When the  $\overline{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

**Write Mode**

The Am9864 has a write cycle that is similar to that of a Static RAM. The write cycle is completely self timed, and initiated by a low going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$  the address information is latched. On the rising edge, the data and the control pins ( $\overline{CE}$  and  $\overline{OE}$ ) are latched. The Ready/Busy pin goes to a logic low level indicating that the Am9864 is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high the Am9864 has completed writing, and is ready to accept another cycle.

**Output OR-Tieing**

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

1. Low memory power dissipation
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power

standby mode and that the output pins are only active when data is desired from a particular memory device.

**Ready/Busy Pin**

T-46-13-27

The Ready/Busy is a totem-pole output. It can be tied to a system interrupt to allow a writing operation to be defined by one microprocessor cycle time. The state of this output is determined by the Am9864 and must not be externally forced. When not used this pin must be kept floating. This output cannot be or-tied.

**APPLICATIONS**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

**Endurance**

Since endurance testing is a destructive test it is sampled and not 100% tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant mortality failures to be screened out. For the next 10,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above 12,000 total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of 5%. In other words, 5% of a sample of devices will fail to write 10,000 times. Those devices that fail will have one single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the Am9864 reliability report.

\*This parameter is sampled and is not 100% tested.

T-46-13-27

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power  
 Applied ..... -65 to +135°C  
 Voltage on All Inputs with Respect  
 to GND ..... +6.25 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

Supply Voltage\* (V<sub>CC</sub> ±5%) ..... +4.75 to +5.25 V  
 Supply Voltage\*\* (V<sub>CC</sub> ±10%) ..... +4.5 to +5.5 V  
 \*9864-2, 9864, 9864-3  
 \*\*9864-20, 9864-25, 9864-35

Commercial (C) Device  
 Case Temperature ..... 0 to +70°C  
 Industrial (I) Device  
 Case Temperature ..... -40 to +85°C  
 Limited (L) Device  
 Case Temperature ..... -55 to +100°C  
 Extended Commercial (E) Device  
 Case Temperature ..... -55 to +125°C  
 Military (M) Device  
 Case Temperature ..... -55 to +125°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified \*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = 0 to 5.5 V			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to 5.5 V			10	μA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$			40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Write)	$\overline{WE} = \overline{L}, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			120	mA
V <sub>IL</sub>	Input Low Voltage		-0.1		.8	Volts
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +1	Volts
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	Volts
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			Volts
C <sub>IN</sub>	Input Capacitance (Notes 1, 2)	V <sub>IN</sub> = 0 V		4	10	pF
C <sub>OUT</sub>	Output Capacitance (Notes 1, 2)	$\overline{OE} = \overline{CE} = V_{IH}, V_{OUT} = 0V$		8	12	pF
V <sub>WI</sub>	Write Inhibit Voltage		3.3	3.8		Volts
V <sub>RB</sub>	R/ $\overline{B}$ Output Low	I <sub>RB</sub> = 2.1 mA			.45	Volts

Note 1. This parameter is sampled on a periodic basis and not 100% tested.  
 2. freq = 1 MHz @ 25°C.  
 3. Typical values are for nominal supply voltages.

\*See the last page of this spec for Group A Subgroup Testing Information.

**KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

5

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* **T-46-13-27**

No.	Parameter Symbol	Parameter Description	Test Conditions	Am9864-2, -20		Am9864, -25		Am9864-30		Am9864-3, -35		Units	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>READ</b>													
1	t <sub>ACC</sub>	Address to Output Delay	WE = V <sub>IH</sub> Output Load: 1 TTL gate and C <sub>L</sub> = 100 pF Input Rise and Fall Times: < 20 ns Input Pulse Levels: 0.45 to 2.4 V Timing Measurement Reference Level Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V	CE = OE = V <sub>IL</sub>	200		250		300		350	ns	
2	t <sub>CE</sub>	CE to Output Delay		OE = V <sub>IL</sub>	200		250		300		350	ns	
3	t <sub>OE</sub>	Output Enable to Output Delay		CE = V <sub>IL</sub>	75		100		120		120	ns	
4	t <sub>DF</sub> (Note 1)	Output Enable High to Output Float		CE = V <sub>IL</sub>	0	60	0	60	0	60	0	60	ns
5	t <sub>OH</sub> (Note 1)	Output Hold from Addresses, CE or OE Whichever Occurred First		CE = OE = V <sub>IL</sub>	0		0		0		0		ns
<b>WRITE</b>													
6	t <sub>AS</sub>	Address to Write Setup Time		20		20		20		60		ns	
7	t <sub>CS</sub>	CE to Write Setup Time		20		20		20		20		ns	
8	t <sub>WP</sub>	Write Pulse Width		100		100		100		150		ns	
9	t <sub>AH</sub>	Address Hold Time		80		80		80		100		ns	
10	t <sub>DS</sub>	Data Setup Time		50		50		50		70		ns	
11	t <sub>DH</sub>	Data Hold Time		20		20		20		20		ns	
12	t <sub>CH</sub>	CE Hold Time		50		50		50		50		ns	
13	t <sub>OES</sub>	OE Setup Time		20		20		20		20		ns	
14	t <sub>OEH</sub>	OE Hold Time		35		35		35		35		ns	
15	t <sub>DB</sub>	Time to Device Busy			100		100		100		100	ns	
16	t <sub>WR</sub>	Bytes Write Cycle			10		10		10		20	ms	
17	t <sub>WPH</sub>	Write Control Recovery		50		50		50		50		ns	
18	t <sub>RE</sub> (Note 4)	Write Recovery Time		0		0		0		0		ns	
19	t <sub>RBO</sub> (Notes 2, 4)	R/B to Output Time			50		50		50		50	ns	
20	t <sub>WEH</sub> (Note 4)	WE HIGH Recovery from R/B		10		10		10		10		μs	
	(Notes 1, 3)	Number of Writes per Byte		10		10		10		10		x1000	

- Notes: 1. This parameter is sampled on a periodic basis and is not 100% tested.  
 2. If CE and OE = V<sub>IL</sub> when R/B is going to V<sub>OH</sub>, then DQ<sub>0</sub> - DQ<sub>7</sub> becomes valid after t<sub>RBO</sub> + t<sub>ACC</sub>.  
 3. See 9864 reliability report.  
 4. This parameter is for information only. It is not tested or characterized.

\*See the last page of this spec for Group A Subgroup Testing Information.


**SWITCHING TEST CONDITIONS**

Output load: 1 TTL gate and C<sub>L</sub> = 100 pF  
 Input pulse levels: 0.45 V to 2.4 V

**Timing Measurement Reference Levels**

Input: 0.8 V and 2.0 V  
 Output: 0.8 V and 2.0 V

**SWITCHING TEST CIRCUIT**




TC002491

C<sub>L</sub> = 100pF, including jig capacitance.

SWITCHING WAVEFORMS

T-46-13-27

READ



WF010280

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{pf}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.







## GROUP A SUBGROUP TESTING

T-46-13-27

## DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
V <sub>WI</sub>	7, 8
V <sub>RB</sub>	1, 2, 3

## SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11	9	t <sub>AH</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11	10	t <sub>DS</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11	11	t <sub>DH</sub>	9, 10, 11
4	t <sub>DF</sub>	9, 10, 11	12	t <sub>CH</sub>	9, 10, 11
5	t <sub>OH</sub>	9, 10, 11	13	t <sub>OES</sub>	9, 10, 11
6	t <sub>AS</sub>	9, 10, 11	14	t <sub>OEH</sub>	9, 10, 11
7	t <sub>CS</sub>	9, 10, 11	15	t <sub>DB</sub>	9, 10, 11
8	t <sub>WP</sub>	9, 10, 11	16	t <sub>WR</sub>	9, 10, 11
			17	t <sub>wph</sub>	9, 10, 11

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.