

## Features

- Industry's first TotalCMOS™ SPLD - both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and high speed
  - Static current of less than 75  $\mu$ A
  - Dynamic current substantially below that of competing devices
  - Pin-to-pin delay of only 7.5 ns
- True Zero Power device with no turbo bits or power down schemes
- Function/JEDEC map compatible with Bipolar, UVC MOS, EEC MOS 22V10s
- Multiple packaging options featuring PCB-friendly flow-through pinouts (SOL and TSSOP)
  - 24-pin TSOIC—uses 93% less in-system space than a 28-pin PLCC
  - 24-pin SOIC
  - 28-pin PLCC with standard JEDEC pinout
- Available in commercial and industrial operating ranges
- Advanced 0.5 $\mu$  E<sup>2</sup>CMOS process
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- Varied product term distribution with up to 16 product terms per output for complex functions
- Programmable output polarity
- Synchronous preset/asynchronous reset capability
- Security bit prevents unauthorized access
- Electronic signature for identification
- Design entry and verification using industry standard CAE tools
- Reprogrammable using industry standard device programmers


## Description

The XCR22V10 is the first SPLD to combine high performance with low power, without the need for "turbo bits" or other power down schemes. To achieve this, Xilinx has used their FZP design technique, which replaces conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates. This results in the combination of low power and high speed that has previously been unattainable in the PLD arena. For 3V operation, Xilinx offers the XCR22LV10 that offers high speed and low power in a 3V implementation.

The XCR22V10 uses the familiar AND/OR logic array structure, which allows direct implementation of sum-of-products equations. This device has a programmable AND array which drives a fixed OR array. The OR sum of products feeds an "Output Macro Cell" (OMC), which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback.

## Functional Description

The XCR22V10 implements logic functions as sum-of-products expressions in a programmable -AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility (Figure 1).



NOTE:

SP00059

Figure 1: XCR22V10 Logic Diagram

## Architecture Overview

The XCR22V10 architecture is illustrated in Figure. Twelve dedicated inputs and ten I/Os provide up to 22 inputs and ten outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed-OR array. With this structure, the XCR22V10 can implement up to ten sum-of-products logic expressions.

Associated with each of the ten OR functions is an I/O macrocell which can be independently programmed to one of four different configurations. The programmable macrocells allow each I/O to create sequential or combinatorial logic functions with either active High or active Low polarity.


### AND/OR Logic Array

The programmable AND array of the XCR22V10 (shown in the Logic Diagram, Figure 1) is formed by input lines intersecting product terms. The input lines and product terms are used as follows:

#### 44 input lines:

- 24 input lines carry the True and Complement of the signals applied to the 12 input pins
- 20 additional lines carry the True and Complement values of feedback or input signals from the ten I/Os
- 132 product terms:
- 120 product terms (arranged in two groups of 8, 10, 12, 14, and 16) used to form logical sums
- Ten output enable terms (one for each I/O)
- One global synchronous preset product term
- One global asynchronous clear product term

At each input-line/product-term intersection there is an EEPROM memory cell which determines whether or not there is a logical connection at that intersection. Each product term is essentially a 44-input AND gate. A product term which is connected to both the True and Complement of an input signal will always be FALSE, and thus will not affect the OR function that it drives. When all the connections on a product term are opened, a Don't Care state exists and that term will always be TRUE.



SP00060A

Figure 2: Functional Diagram

### Variable Product Term Distribution

The XCR22V10 provides 120 product terms to drive the ten OR functions. These product terms are distributed among the outputs in groups of 8, 10, 12, 14, and 16 to form logical sums (see Logic Diagram). This distribution allows optimum use of device resources.


### Programmable I/O Macrocell

The output macrocell provides complete control over the architecture of each output. the ability to configure each output independently permits users to tailor the configura-

tion of the XCR22V10 to the precise requirements of their designs.

### Macrocell Architecture

Each I/O macrocell, as shown in Figure 3 consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell of the XCR22V10 is determined by the two EEPROM bits controlling these multiplexers. These bits determine output polarity, and output type (registered or non-registered). Equivalent circuits for the macrocell configurations are illustrated in Figure 4.




S <sub>1</sub>	S <sub>0</sub>	OUTPUT CONFIGURATION
0	0	Registered/Active-LOW/Macrocell feedback
0	1	Registered/Active-HIGH/Macrocell feedback
1	0	Combinatorial/Active-LOW/Pin feedback
1	1	Combinatorial/Active-HIGH/Pin feedback


0 = Unprogrammed fuse  
1 = Programmed fuse

SP00484


Figure 3: Output Macrocell Logic Diagram




a. Registered/Active-LOW



c. Combinatorial/Active-LOW



b. Registered/Active-HIGH



d. Combinatorial/Active-HIGH

SP00376

Figure 4: Output Macrocell Configurations

## Output Type

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set High at the next rising edge of the clock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

## Program/Erase Cycles

The XCR22V10 is 100% testable, erases/programs in seconds, and guarantees 1000 program/erase erase cycles.

## Output Polarity

Each macrocell can be configured to implement active High or active Low logic. Programmable polarity eliminates the need for external inverters.

## Output Enable

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the high-impedance state.

Under the control of the output enable term, the I/O pin can function as a dedicated input, a dedicated output, or a bi-directional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will always be logically FALSE and the I/O will function as a dedicated input.

## Register Feedback Select

When the I/O macrocell is configured to implement a registered function ( $S1=0$ ) (Figure 4a or Figure 4b), the feedback signal to the AND array is taken from the Q output.

## Bi-directional I/O Select

When configuring an I/O macrocell to implement a combinatorial function ( $S1=1$ ) (Figure 4c or Figure 4d), the feedback signal is taken from the I/O pin. In this case, the pin can be used as a dedicated input, a dedicated output, or a bi-directional I/O.

## Power-On Reset

To ease system initialization, all flip-flops will power-up to a reset condition and the Q output will be low. The actual out-

put of the XCR22V10 will depend on the programmed output polarity. The  $V_{CC}$  rise must be monotonic.

## Design Security

The XCR22V10 provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set, it is impossible to verify (read) or program the XCR22V10 until the entire device has first been erased with the bulk-erase function.

## TotalCMOS Design Technique for Fast Zero Power

Xilinx is the first to offer a TotalCMOS SPLD, both in process technology and design technique. Xilinx employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Xilinx to offer SPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must accept low performance. Refer to Figure 5 and Table 1 showing the  $I_{CC}$  vs. Frequency of our XCR22V10 TotalCMOS SPLD.

**Table 1: Typical  $I_{CC}$  vs. Frequency @  $V_{CC} = 5V, 25^{\circ}C$**

Frequency (MHz)	Typical $I_{CC}$ (mA)
1	0.5
10	1.9
20	3.5
30	5.0
40	6.5
50	8.1
60	9.5
70	10.9
80	12.4
90	13.9
100	15.4
110	16.7
120	18.1
130	19.4
140	20.7
150	22.1
160	23.5
170	24.8
180	26.2
190	27.5
200	28.7




Figure 5: Typical I<sub>CC</sub> vs. Frequency @ V<sub>CC</sub> = 5V, 25°C (10-bit counter)

### Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage <sup>2</sup>	-0.5	7.0	V
V <sub>I</sub>	Input voltage	-1.2	V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	Output voltage	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	Input current	-30	30	mA
I <sub>OUT</sub>	Output current	-100	100	mA
T <sub>R</sub>	Allowable thermal rise ambient to junction	0	75	°C
T <sub>J</sub>	Maximum junction temperature	-40	150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
ESD	Static discharge voltage (human body)	-	1000	V

Notes:

- Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

### Operating Range

Product Grade	Temperature	Voltage
Commercial	0 to +70°C	5V ± 5%
Industrial	-40 to +85°C	5V ± 10%

## DC Electrical Characteristics For Commercial Grade Devices

Commercial:  $0^{\circ}\text{C} \leq T_{\text{AMB}} \leq +70^{\circ}\text{C}$ ;  $4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{\text{IL}}$	Input voltage Low	$V_{\text{CC}} = 4.75\text{V}$			0.8	V
$V_{\text{IH}}$	Input voltage High	$V_{\text{CC}} = 5.25\text{V}$	2			V
$V_{\text{I}}$	Input clamp voltage	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{IN}} = -18\text{ mA}$			-1.2	V
$V_{\text{OL}}$	Output voltage Low	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{OL}} = 8\text{ mA}$			0.5	V
$V_{\text{OH}}$	Output voltage High	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{OH}} = -4\text{ mA}$	2.4			V
$I_{\text{I}}$	Input leakage current	$V_{\text{IN}} = 0\text{V to } V_{\text{CC}}$	-10		10	$\mu\text{A}$
$I_{\text{OZL}}$	3-stated output leakage current	$V_{\text{IN}} = 0\text{V to } V_{\text{CC}}$	-10		10	$\mu\text{A}$
$I_{\text{CCQ}}$	Standby current	$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = 0^{\circ}\text{C}$		60	75	$\mu\text{A}$
$I_{\text{CCD}}^1$	Dynamic current	$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = 0^{\circ}\text{C}$ at 1 MHz		1	3	mA
		$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = 0^{\circ}\text{C}$ at 50 MHz		10	15	mA
$I_{\text{OS}}$	Short circuit output current	One pin at a time for no longer than 1 second	-30		-100	mA
$C_{\text{IN}}$	Input pin capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$			10	pF
$C_{\text{CLK}}$	Clock input capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$	5		12	pF
$C_{\text{I/O}}$	I/O pin capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$			10	pF

### Notes:

1. This parameter measured with a 10-bit, with all outputs enabled and unloaded. Inputs are tied to  $V_{\text{CC}}$  or ground. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.

## AC Electrical Characteristics For Commercial Grade Devices

Commercial:  $0^{\circ}\text{C} \leq T_{\text{AMB}} \leq +70^{\circ}\text{C}$ ;  $4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

Symbol	Parameter	7		D		Unit
		Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Propagation delay time, input or feedback to non-registered output		7.5		10	ns
t <sub>SU</sub>	Setup time from input, feedback or SP to Clock	3		4		ns
t <sub>CO</sub>	Clock to output		6.75		8	ns
t <sub>CF</sub>	Clock to feedback <sup>1</sup>		2		3	ns
t <sub>H</sub>	Holt time		2		3	ns
t <sub>AR</sub>	Asynchronous Reset to registered output		15		15	ns
t <sub>ARW</sub>	Asynchronous Reset width	5		5		ns
t <sub>ARR</sub>	Asynchronous Reset recovery time		5		5	ns
t <sub>SPF</sub>	Synchronou Preset recovery time		5		5	ns
t <sub>WL</sub>	Width of Clock Low	3		3		μs
t <sub>WH</sub>	Width of Clock High	3		3		μs
t <sub>R</sub>	Input rise time		20		20	ns
t <sub>F</sub>	Input fall time		20		20	ns
f <sub>MAX1</sub>	Maximum FF toggle rate <sup>2</sup> (1/t <sub>SU</sub> + t <sub>CF</sub> )	200		143		MHz
f <sub>MAX2</sub>	Maximum internal frequency <sup>1</sup> (1/t <sub>SU</sub> + t <sub>CO</sub> )	103		83		MHz
f <sub>MAX3</sub>	Maximum external frequency <sup>1</sup> (1/t <sub>WL</sub> + t <sub>WH</sub> )	167		167		MHz
t <sub>EA</sub>	Input to output enable		9		10	ns
t <sub>ER</sub>	Input to output disable		9		10	ns
<b>Capacitance</b>						
C <sub>IN</sub>	Input pin capacitance		10		10	pF
C <sub>OUT</sub>	Output capacitance		12		12	pF

### Notes:

1. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.
2. This parameter measured with a 10-bit, with all outputs enabled and unloaded. Inputs are tied to V<sub>CC</sub> or ground. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.



## DC Electrical Characteristics For Industrial Grade Devices

Industrial:  $-40^{\circ}\text{C} \leq T_{\text{AMB}} \leq +85^{\circ}\text{C}$ ;  $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{\text{IL}}$	Input voltage Low	$V_{\text{CC}} = 4.75\text{V}$			0.8	V
$V_{\text{IH}}$	Input voltage High	$V_{\text{CC}} = 5.25\text{V}$	2			V
$V_{\text{I}}$	Input clamp voltage	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{IN}} = -18\text{ mA}$			-1.2	V
$V_{\text{OL}}$	Output voltage Low	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{OL}} = 8\text{ mA}$			0.5	V
$V_{\text{OH}}$	Output voltage High	$V_{\text{CC}} = 4.75\text{V}$ , $I_{\text{OH}} = -4\text{ mA}$	2.4			V
$I_{\text{I}}$	Input leakage current	$V_{\text{IN}} = 0\text{V to } V_{\text{CC}}$	-10		10	$\mu\text{A}$
$I_{\text{OZL}}$	3-stated output leakage current	$V_{\text{IN}} = 0\text{V to } V_{\text{CC}}$	-10		10	$\mu\text{A}$
$I_{\text{CCQ}}$	Standby current	$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = -40^{\circ}\text{C}$		70	95	$\mu\text{A}$
$I_{\text{CCD}}^1$	Dynamic current	$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = -40^{\circ}\text{C}$ at 1 MHz		1	3	mA
		$V_{\text{CC}} = 5.25\text{V}$ , $T_{\text{AMB}} = -40^{\circ}\text{C}$ at 50 MHz		10	20	mA
$I_{\text{OS}}$	Short circuit output current	One pin at a time for no longer than 1 second	-30		-100	mA
$C_{\text{IN}}$	Input pin capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$			10	pF
$C_{\text{CLK}}$	Clock input capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$	5		12	pF
$C_{\text{I/O}}$	I/O pin capacitance	$T_{\text{AMB}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$			10	pF

### Notes:

1. This parameter measured with a 10-bit, with all outputs enabled and unloaded. Inputs are tied to  $V_{\text{CC}}$  or ground. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.

## AC Electrical Characteristics For Industrial Grade Devices


Industrial:  $-40^{\circ}\text{C} \leq T_{\text{AMB}} \leq +85^{\circ}\text{C}$ ;  $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

Symbol	Parameter			Unit
		Min.	Max.	
$t_{\text{PD}}$	Propagation delay time, input or feedback to non-registered output		10	ns
$t_{\text{SU}}$	Setup time from input, feedback or SP to Clock	5		ns
$t_{\text{CO}}$	Clock to output		8.5	ns
$t_{\text{CF}}$	Clock to feedback <sup>1</sup>		4	ns
$t_{\text{H}}$	Holt time		03	ns
$t_{\text{AR}}$	Asynchronous Reset to registered output		15	ns
$t_{\text{ARW}}$	Asynchronous Reset width	5		ns
$t_{\text{ARR}}$	Asynchronous Reset recovery time		5	ns
$t_{\text{SPF}}$	Synchronou Preset recovery time		5	ns
$t_{\text{WL}}$	Width of Clock Low	3		$\mu\text{s}$
$t_{\text{WH}}$	Width of Clock High	3		$\mu\text{s}$
$t_{\text{R}}$	Input rise time		20	ns
$t_{\text{F}}$	Input fall time		20	ns
$f_{\text{MAX1}}$	Maximum FF toggle rate <sup>2</sup> ( $1/t_{\text{SU}} + t_{\text{CF}}$ )	111		MHz
$f_{\text{MAX2}}$	Maximum internal frequency <sup>1</sup> ( $1/t_{\text{SU}} + t_{\text{CO}}$ )	74		MHz
$f_{\text{MAX3}}$	Maximum external frequency <sup>1</sup> ( $1/t_{\text{WL}} + t_{\text{WH}}$ )	167		MHz
$t_{\text{EA}}$	Input to output enable		11	ns
$t_{\text{ER}}$	Input to output disable		11	ns
<b>Capacitance</b>				
$C_{\text{IN}}$	Input pin capacitance		10	pF
$C_{\text{OUT}}$	Output capacitance		12	pF

**Notes:**

1. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.
2. This parameter measured with a 10-bit, with all outputs enabled and unloaded. Inputs are tied to  $V_{\text{CC}}$  or ground. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may be affected.


### Test Load Circuit



**NOTE:**  
 C<sub>1</sub> and C<sub>2</sub> are to bypass V<sub>CC</sub> to GND.  
 R<sub>1</sub> = 300Ω, R<sub>2</sub> = 390Ω, C<sub>L</sub> = 35pF.


SP00481

### Thevenin Equivalent



SP00482

### Voltage Waveform




SP00368


**MEASUREMENTS:**  
 All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

#### Input Pulses


### Switching Waveforms




Combinatorial Output




Registered Output




Clock Width



Input to Output Disable/Enable



Asynchronous Reset



Synchronous Preset

**NOTES:**

1.  $V_T = 1.5V$ .
2. Input pulse amplitude 0V to 3.0V.
3. Input rise and fall times 2.0 ns max.

SP00483


### "AND" Array: (I,B)

<table border="1" style="margin: auto;"> <thead> <tr> <th>STATE</th> <th>CODE</th> </tr> </thead> <tbody> <tr> <td>INACTIVE<sup>1</sup></td> <td>O</td> </tr> </tbody> </table>	STATE	CODE	INACTIVE <sup>1</sup>	O	<table border="1" style="margin: auto;"> <thead> <tr> <th>STATE</th> <th>CODE</th> </tr> </thead> <tbody> <tr> <td>TRUE</td> <td>H</td> </tr> </tbody> </table>	STATE	CODE	TRUE	H	<table border="1" style="margin: auto;"> <thead> <tr> <th>STATE</th> <th>CODE</th> </tr> </thead> <tbody> <tr> <td>COMPLEMENT</td> <td>L</td> </tr> </tbody> </table>	STATE	CODE	COMPLEMENT	L	<table border="1" style="margin: auto;"> <thead> <tr> <th>STATE</th> <th>CODE</th> </tr> </thead> <tbody> <tr> <td>DON'T CARE</td> <td>—</td> </tr> </tbody> </table>	STATE	CODE	DON'T CARE	—
STATE	CODE																		
INACTIVE <sup>1</sup>	O																		
STATE	CODE																		
TRUE	H																		
STATE	CODE																		
COMPLEMENT	L																		
STATE	CODE																		
DON'T CARE	—																		

SP00008

## Pin Configurations

### 28-pin PLCC




SP00474

## Pin Descriptions

Pin Label	Description
I1-I11	Dedicated input
NC	Not Connected
F0-F9	Macrocell Input/Output
IO/CLK	Dedicated Input/Clock Output
V <sub>CC</sub>	Supply Voltage
GND	Ground


### 24-pin SOIC and 24-pin TSOIC



AP00475

## Ordering Information

**Example: XCR22V10 -7 PC 28 C**



### Speed Options

- 10: 10 ns pin-to-pin delay
- 7: 7.5 ns pin-to-pin delay

### Temperature Range

- C = Commercial,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$
- I = Industrial,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

### Packaging Options

- SO24: 24-pin SOIC
- VO24: 24-pin TSOIC
- PC28: 28-pin PLCC

## Component Availability

Pins		24		28
Type		Plastic SOIC	Plastic Thin SOIC	Plastic PLCC
Code		SO24	VO24	PC28
XCR22V10	-10		C, I	C, I
	-7		C	C

## Revision History

Date	Version #	Revision
8/4/99	1.0	Initial Xilinx release.
2/10/00	1.1	Convert to Xilinx Format