

MOS INTEGRATED CIRCUIT $\mu PD29F064115-X$

64M-BIT CMOS LOW-VOLTAGE DUAL OPERATION FLASH MEMORY 4M-WORD BY 16-BIT (WORD MODE) PAGE MODE

Description

The μ PD29F064115-X is a flash memory organized of 67,108,864 bits and 142 sectors. Sectors of this memory can be erased at a low voltage (1.65 to 1.95 V, 1.8 to 2.1 V) supplied from a power source, or the contents of the entire chip can be erased. Memory organization is 4,194,304 words \times 16 bits, so that the memory can be programmed in word units. μ PD29F064115-X can be read high speed with page mode.

The μ PD29F064115-X can be read while its contents are being erased or programmed. The memory cell is divided into four banks. While sectors in any bank are being erased or programmed, data can be read from the other three banks thanks to the simultaneous execution architecture. The banks are 8M bits, 24M bits, 24M bits and 8M bits.

Input /output voltage is supplied to 2.7 to 3.3 V.

Because the μ PD29F064115-X enables the boot sector to be erased, it is ideal for storing a boot program. In addition, program code that controls the flash memory can be also stored, and the program code can be programmed or erased without the need to load it into RAM. 16 small sectors for storing parameters are provided, each of which can be erased in 4K words units.

Once a program or erase command sequence has been executed, an automatic program or automatic erase function internally executes program or erase and verification automatically. The programming time is about 0.5 seconds per sector. The erase time is less than 1 second per sector.

Because the μ PD29F064115-X can be electrically erased or programmed by writing an instruction, data can be reprogrammed on-board after the flash memory has been installed in a system, making it suitable for a wide range of applications.

This flash memory is packed in 48-pin PLASTIC TSOP (I), 63-pin TAPE FBGA and 85-pin TAPE FBGA.

Features

- Four bank organization enabling simultaneous execution of program / erase and read
- High-speed read with page mode
- Bank organization : 4 banks (8M bits + 24M bits + 24M bits + 8M bits)
- ullet Memory organization : 4,194,304 words imes 16 bits
- Sector organization: 142 sectors (4K words × 16 sectors, 32K words × 126 sectors)
 The boot sector is located at the highest address (sector) and the lowest address (sector)
- 3-state output
- Automatic program
 - Program suspend / resume
- Unlock bypass program
- Automatic erase
 - · Chip erase
 - Sector erase (sectors can be combined freely)
 - Erase suspend / resume
- Program / Erase completion detection
 - Detection through data polling and toggle bits
 - Detection through RY (/BY) pin

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

- Sector group protection
 - Any sector group can be protected
 - Any protected sector group can be temporary unprotected
 - Any sector group can be unprotected
- Sectors can be used for boot application
- Hardware reset and standby using /RESET pin
- Automatic sleep mode
- Boot block sector protect by /WP (ACC) pin
- Extra One Time Protect Sector provided

μPD29F064115	Access time	Operating suppl	y voltage V	Powe	r supply current (N	MAX.)	
	ns (MAX.)	Chip	I/O	At acti	ve mA	At standby	μΑ
		Vcc	VccQ	Read	Program / Erase		
-DB80X, -DB85X	80, 85	1.95 ± 0.15	3.0 ± 0.3	20	35	25	
-EB80X Note, -EB85X, -EB90X	80 ^{Note} , 85, 90	1.8 ± 0.15		15	25		

Note Under Development

• Program / erase time

• Program : 11.0 μ s / word (TYP.)

• Sector erase :

Program / erase cycle : 100,000 cycle

0.15 s (TYP.) (4K words sector), 0.5 s (TYP.) (32K words sector)

Program / erase cycle : 300,000 cycle

0.5 s (TYP.) (4K words sector), 0.7 s (TYP.) (32K words sector)

• Program / erase cycle : 300,000 cycle (MIN.)

Ordering Information


Part number	Access time	Operating sup	pply voltage V	Operating	Package
	ns (MAX.)	Chip	I/O	temperature	
		Vcc	VccQ	°C	
μPD29F064115GZ-DB80X-MJH	80	1.95 ± 0.15	3.0 ± 0.3	-25 to +85	48-pin PLASTIC TSOP (I) (12 × 20)
μ PD29F064115GZ-DB85X-MJH	85				(Normal bent)
μPD29F064115F9-DB80X-CD6	80				63-pin TAPE FBGA (11 × 8)
μPD29F064115F9-DB85X-CD6	85				
μPD29F064115F9-DB80X-CD5	80				85-pin TAPE FBGA (11 × 8)
μPD29F064115F9-DB85X-CD5	85				
μPD29F064115GZ-EB85X-MJH	85	1.8 ± 0.15			48-pin PLASTIC TSOP (I) (12 × 20)
μ PD29F064115GZ-EB90X-MJH	90				(Normal bent)
μPD29F064115F9-EB85X-CD6	85				63-pin TAPE FBGA (11 × 8)
μPD29F064115F9-EB90X-CD6	90				
μPD29F064115F9-EB85X-CD5	85				85-pin TAPE FBGA (11 × 8)
μPD29F064115F9-EB90X-CD5	90				



Pin Configurations

/xxx indicates active low signal.

48-pin PLASTIC TSOP (I) (12 \times 20) (Normal bent) [μ PD29F064115GZ-DB80X-MJH] [μ PD29F064115GZ-DB85X-MJH] [μ PD29F064115GZ-EB85X-MJH] [μ PD29F064115GZ-EB90X-MJH]



A0 to A21 : Address inputs I/O0 to I/O15 : Data Inputs / Outputs

/CE : Chip Enable
/WE : Write Enable
/OE : Output Enable
/RESET : Hardware reset input
RY (/BY) : Ready (Busy) output

/WP (ACC) : Write Protect (Accelerated) input


Vcc : Supply Voltage

VccQ : Input / Output Supply Voltage

GND : Ground

Remark Refer to **Package Drawings** for the 1-pin index mark.

63-pin TAPE FBGA (11 \times 8) [μ PD29F064115F9-DB80X-CD6] [μ PD29F064115F9-DB85X-CD6] [μ PD29F064115F9-EB85X-CD6] [μ PD29F064115F9-EB90X-CD6]



A0 to A21 : Address inputs I/O0 to I/O15 : Data Inputs / Outputs

/CE : Chip Enable

/WE : Write Enable

/OE : Output Enable

/RESET : Hardware reset input

RY (/BY) : Ready (Busy) output

/WP (ACC) : Write Protect (Accelerated) input

Vcc : Supply Voltage

VccQ : Input / Output Supply Voltage

GND : Ground NC No Connection

Note Some signals can be applied because this pin is not connected to the inside of the chip.

Remark Refer to Package Drawings for the index mark.


85-pin TAPE FBGA (11 \times 8)

[μPD29F064115F9-DB80X-CD5]

[µPD29F064115F9-DB85X-CD5]

[μPD29F064115F9-EB85X-CD5]

[μPD29F064115F9-EB90X-CD5]



A0 to A21 : Address inputs I/O0 to I/O15 : Data Inputs / Outputs

/CE : Chip Enable

/WE : Write Enable

/OE : Output Enable

/RESET : Hardware reset input RY (/BY) : Ready (Busy) output

/WP (ACC) : Write Protect (Accelerated) input

Vcc : Supply Voltage

VccQ : Input / Output Supply Voltage

GND : Ground

NC No Connection

Note Some signals can be applied because this pin is not connected to the inside of the chip.


Remark Refer to Package Drawings for the index mark.

INPUT / OUTPUT PIN FUNCTION

Refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).



Block Diagram



(1/4)

Bank	Sector	Address	Sectors				Sect	or Ado	lress T	able			
	Organization		Address		Address								_
D 1 D	K words	05555511	0.4.4.4	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12
Bank D	4	3FFFFFH 3FF000H	SA141	1	1	1	1	1	1	1	1	1	1
	4	3FEFFFH 3FE000H	SA140	1	1	1	1	1	1	1	1	1	0
	4	3FDFFFH 3FD000H	SA139	1	1	1	1	1	1	1	1	0	1
	4	3FCFFFH 3FC000H	SA138	1	1	1	1	1	1	1	1	0	0
•	4	3FBFFFH 3FB000H	SA137	1	1	1	1	1	1	1	0	1	1
	4	3FAFFFH 3FA000H	SA136	1	1	1	1	1	1	1	0	1	0
	4	3F9FFFH 3F9000H	SA135	1	1	1	1	1	1	1	0	0	1
	4	3F8FFFH 3F8000H	SA134	1	1	1	1	1	1	1	0	0	0
•	32	3F7FFFH 3F0000H	SA133	1	1	1	1	1	1	0	Х	Х	Х
•	32	3EFFFFH 3E8000H	SA132	1	1	1	1	1	0	1	Х	Х	Х
	32	3E7FFFH 3E0000H	SA131	1	1	1	1	1	0	0	Х	Х	Х
	32	3DFFFFH 3D8000H	SA130	1	1	1	1	0	1	1	Х	Х	Х
	32	3D7FFFH 3D0000H	SA129	1	1	1	1	0	1	0	Х	Х	Х
•	32	3CFFFFH 3C8000H	SA128	1	1	1	1	0	0	1	Х	Х	Х
	32	3C7FFFH 3C0000H	SA127	1	1	1	1	0	0	0	Х	Х	Х
•	32	3B7FFFH 3B8000H	SA126	1	1	1	0	1	1	1	Х	Х	Х
	32	3B7FFFH 3B0000H	SA125	1	1	1	0	1	1	0	Х	Х	Х
	32	3AFFFFH 3A8000H	SA124	1	1	1	0	1	0	1	Х	Х	Х
	32	3A7FFFH 3A0000H	SA123	1	1	1	0	1	0	0	Х	Х	Х
	32	39FFFFH 398000H	SA122	1	1	1	0	0	1	1	Х	Х	Х
	32	397FFFH 390000H	SA121	1	1	1	0	0	1	0	Х	Х	Х
•	32	38FFFFH 388000H	SA120	1	1	1	0	0	0	1	Х	Х	Х
•	32	387FFFH 380000H	SA119	1	1	1	0	0	0	0	Х	Х	Х
Bank C	32	37FFFH 378000H	SA118	1	1	0	1	1	1	1	Х	Х	Х
,	32	377FFFH 370000H	SA117	1	1	0	1	1	1	0	Х	Х	Х
•	32	36FFFFH 368000H	SA116	1	1	0	1	1	0	1	Х	Х	Х
	32	367FFFH 360000H	SA115	1	1	0	1	1	0	0	Х	Х	Х
•	32	35FFFFH 358000H	SA114	1	1	0	1	0	1	1	Х	Х	Х
•	32	357FFFH 350000H	SA113	1	1	0	1	0	1	0	Х	Х	Х
	32	34FFFH 348000H	SA112	1	1	0	1	0	0	1	Х	Х	Х
•	32	347FFFH 340000H	SA111	1	1	0	1	0	0	0	Х	Х	Х
•	32	33FFFFH 338000H	SA110	1	1	0	0	1	1	1	Х	Х	Х
	32	337FFFH 330000H	SA109	1	1	0	0	1	1	0	Х	Х	х
•	32	32FFFFH 328000H	SA108	1	1	0	0	1	0	1	Х	Х	Х
	32	327FFFH 320000H	SA107	1	1	0	0	1	0	0	Х	Х	х
	32	31FFFFH 318000H	SA106	1	1	0	0	0	1	1	Х	Х	Х

(2/4)

Bank	Sector	Address	Sectors	I			Sect	tor Add	lress T	able			
	Organization		Address	Bank A	Address	Table							
	K words			A21	A20	A19	A18	A17	A16	A15	A14	A13	A12
Bank C	32	317FFFH 310000H	SA105	1	1	0	0	0	1	0	Х	Х	Х
	32	30FFFFH 308000H	SA104	1	1	0	0	0	0	1	Х	Х	Х
	32	307FFFH 300000H	SA103	1	1	0	0	0	0	0	Х	Х	Х
	32	2FFFFFH 2F8000H	SA102	1	0	1	1	1	1	1	Х	Х	Х
	32	2F7FFFH 2F0000H	SA101	1	0	1	1	1	1	0	Х	Х	Х
	32	2EFFFFH 2E8000H	SA100	1	0	1	1	1	0	1	Х	Х	Х
	32	2E7FFFH 2E0000H	SA99	1	0	1	1	1	0	0	Х	Х	Х
	32	2DFFFFH 2D8000H	SA98	1	0	1	1	0	1	1	Х	Х	Х
Ī	32	2D7FFFH 2D0000H	SA97	1	0	1	1	0	1	0	Х	Х	Х
	32	2CFFFFH 2C8000H	SA96	1	0	1	1	0	0	1	Х	Х	Х
Ī	32	2C7FFFH 2C0000H	SA95	1	0	1	1	0	0	0	Х	Х	Х
Ī	32	2BFFFFH 2B8000H	SA94	1	0	1	0	1	1	1	Х	Х	Х
Ī	32	2B7FFFH 2B0000H	SA93	1	0	1	0	1	1	0	Х	Х	Х
Ī	32	2AFFFFH 2A8000H	SA92	1	0	1	0	1	0	1	Х	Х	Х
Ī	32	2A7FFFH 2A0000H	SA91	1	0	1	0	1	0	0	Х	Х	Х
Ī	32	29FFFFH 298000H	SA90	1	0	1	0	0	1	1	Х	Х	Х
Ī	32	297FFFH 290000H	SA89	1	0	1	0	0	1	0	Х	Х	Х
Ī	32	28FFFFH 288000H	SA88	1	0	1	0	0	0	1	Х	Х	Х
Ī	32	287FFFH 280000H	SA87	1	0	1	0	0	0	0	Х	Х	Х
Ī	32	27FFFFH 278000H	SA86	1	0	0	1	1	1	1	Х	Х	Х
Ī	32	277FFFH 270000H	SA85	1	0	0	1	1	1	0	Х	Х	Х
Ī	32	26FFFFH 268000H	SA84	1	0	0	1	1	0	1	Х	Х	Х
Ī	32	267FFFH 260000H	SA83	1	0	0	1	1	0	0	Х	Х	Х
Ī	32	25FFFFH 258000H	SA82	1	0	0	1	0	1	1	Х	Х	Х
Ī	32	257FFFH 250000H	SA81	1	0	0	1	0	1	0	Х	Х	Х
Ī	32	24FFFFH 248000H	SA80	1	0	0	1	0	0	1	Х	Х	Х
Ī	32	247FFFH 240000H	SA79	1	0	0	1	0	0	0	Х	Х	Х
Ī	32	23FFFFH 238000H	SA78	1	0	0	0	1	1	1	Х	Х	Х
Ţ	32	237FFFH 230000H	SA77	1	0	0	0	1	1	0	Х	Х	х
Ţ	32	22FFFFH 228000H	SA76	1	0	0	0	1	0	1	Х	Х	Х
Ţ	32	227FFFH 220000H	SA75	1	0	0	0	1	0	0	Х	Х	х
Ţ	32	21FFFFH 218000H	SA74	1	0	0	0	0	1	1	Х	Х	х
Ţ	32	217FFFH 210000H	SA73	1	0	0	0	0	1	0	Х	Х	Х
+	32	20FFFFH	SA72	1	0	0	0	0	0	1	х	Х	Х
	02	208000H											

(3/4)

Bank	Sector	Address	Sectors					or Ado	lress T	able			
	Organization		Address			s Table		A 1 7	A 1 C	A 4 5	A 4 4	A 4 2	A 4 2
Bank B	K words	1FFFFFH	SA70	A21	A20	A19	A18	A17	A16	A15	A14 x	A13	A12
	32	1F8000H 1F7FFFH	SA69	0	1	1	1	1	1	0	Х	Х	х
	32	1F0000H 1EFFFFH	SA68	0	1	1	1	1	0	1	Х	Х	X
ļ	32	1E8000H 1E7FFFH	SA67	0	1	1	1	1	0	0	X	X	X
	32	1E0000H	SA66	0	1	1	1	0	1	1	X	X	X
	32	1D8000H 1D7FFFH	SA65	0	1	1	1	0	1	0			
		1D0000H									Х	Х	Х
	32	1CFFFFH 1C8000H	SA64	0	1	1	1	0	0	1	Х	Х	Х
	32	1C7FFFH 1C0000H	SA63	0	1	1	1	0	0	0	Х	Х	Х
	32	1BFFFFH 1B8000H	SA62	0	1	1	0	1	1	1	Х	Х	Х
	32	1B7FFFH 1B0000H	SA61	0	1	1	0	1	1	0	Х	Х	Х
	32	1AFFFFH 1A8000H	SA60	0	1	1	0	1	0	1	Х	Х	Х
	32	1A7FFFH 1A0000H	SA59	0	1	1	0	1	0	0	Х	Х	х
	32	19FFFFH 198000H	SA58	0	1	1	0	0	1	1	х	Х	х
İ	32	197FFFH 190000H	SA57	0	1	1	0	0	1	0	Х	Х	х
	32	18FFFFH 188000H	SA56	0	1	1	0	0	0	1	Х	Х	х
	32	187FFFH 180000H	SA55	0	1	1	0	0	0	0	Х	Х	х
	32	17FFFFH 178000H	SA54	0	1	0	1	1	1	1	Х	Х	х
	32	177FFFH 170000H	SA53	0	1	0	1	1	1	0	Х	Х	х
ļ	32	16FFFFH	SA52	0	1	0	1	1	0	1	х	х	х
	32	168000H 167FFFH	SA51	0	1	0	1	1	0	0	Х	Х	Х
	32	160000H 15FFFFH	SA50	0	1	0	1	0	1	1	Х	Х	х
	32	158000H 157FFFH	SA49	0	1	0	1	0	1	0	Х	Х	х
ł	32	150000H 14FFFFH	SA48	0	1	0	1	0	0	1	Х	Х	х
ł	32	148000H 147FFFH	SA47	0	1	0	1	0	0	0	Х	Х	х
ł	32	140000H 13FFFFH	SA46	0	1	0	0	1	1	1	Х	Х	х
	32	138000H 137FFFH	SA45	0	1	0	0	1	1	0	Х	Х	х
	32	130000H 12FFFFH	SA44	0	1	0	0	1	0	1	Х	Х	х
	32	128000H 127FFFH	SA43	0	1	0	0	1	0	0	Х	Х	х
	32	120000H 11FFFFH	SA42	0	1	0	0	0	1	1	Х	Х	Х
	32	118000H 117FFFH	SA41	0	1	0	0	0	1	0	X	X	X
	32	110000H 10FFFFH	SA41	0	1	0	0	0	0	1	X		X
		108000H 107FFFH		0	1	0	0	0	0			X	
	32	100000H	SA39					-		0	X	X	X
	32	0FFFFFH 0F8000H	SA38	0	0	1	1	1	1	1	Х	Х	Х
	32	0F7FFH 0F0000H	SA37	0	0	1	1	1	1	0	Х	Х	х
	32	0EFFFFH 0E8000H	SA36	0	0	1	1	1	0	1	Х	Х	Х
	32	0E7FFFH 0E0000H	SA35	0	0	1	1	1	0	0	х	Х	Х

(4/4)

Bank	Sector	Address	Sectors				Sect	or Ado	lress T	able			
	Organization		Address	Bank A	Address	Table							
	K words			A21	A20	A19	A18	A17	A16	A15	A14	A13	A12
Bank B	32	0DFFFFH 0D8000H	SA34	0	0	1	1	0	1	1	Х	Х	Х
	32	0D7FFFH 0D0000H	SA33	0	0	1	1	0	1	0	Х	Х	Х
	32	0CFFFFH 0C8000H	SA32	0	0	1	1	0	0	1	Х	Х	Х
	32	0C7FFFH 0C0000H	SA31	0	0	1	1	0	0	0	Х	Х	Х
	32	0BFFFFH 0B8000H	SA30	0	0	1	0	1	1	1	Х	Х	Х
	32	0B7FFFH 0B0000H	SA29	0	0	1	0	1	1	0	Х	Х	Х
	32	0AFFFFH 0A8000H	SA28	0	0	1	0	1	0	1	Х	Х	Х
	32	0A7FFFH 0A0000H	SA27	0	0	1	0	1	0	0	Х	Х	Х
	32	09FFFFH 098000H	SA26	0	0	1	0	0	1	1	Х	Х	Х
	32	097FFFH 090000H	SA25	0	0	1	0	0	1	0	Х	Х	Х
	32	08FFFFH 088000H	SA24	0	0	1	0	0	0	1	Х	Х	Х
	32	087FFFH 080000H	SA23	0	0	1	0	0	0	0	Х	Х	Х
Bank A	32	07FFFFH 078000H	SA22	0	0	0	1	1	1	1	Х	Х	Х
	32	077FFFH 070000H	SA21	0	0	0	1	1	1	0	Х	Х	Х
	32	06FFFFH 068000H	SA20	0	0	0	1	1	0	1	Х	Х	Х
	32	067FFFH 060000H	SA19	0	0	0	1	1	0	0	Х	Х	Х
	32	05FFFFH 058000H	SA18	0	0	0	1	0	1	1	Х	Х	Х
	32	057FFFH 050000H	SA17	0	0	0	1	0	1	0	Х	Х	Х
	32	04FFFFH 048000H	SA16	0	0	0	1	0	0	1	Х	Х	Х
	32	047FFFH 040000H	SA15	0	0	0	1	0	0	0	Х	Х	Х
	32	03FFFFH 038000H	SA14	0	0	0	0	1	1	1	Х	Х	Х
	32	037FFFH 030000H	SA13	0	0	0	0	1	1	0	Х	Х	Х
	32	02FFFFH 028000H	SA12	0	0	0	0	1	0	1	Х	Х	Х
	32	027FFFH 020000H	SA11	0	0	0	0	1	0	0	Х	Х	Х
	32	01FFFFH 018000H	SA10	0	0	0	0	0	1	1	Х	Х	Х
	32	017FFFH 010000H	SA9	0	0	0	0	0	1	0	Х	Х	Х
	32	00FFFFH 008000H	SA8	0	0	0	0	0	0	1	Х	Х	Х
	4	007FFFH 007000H	SA7	0	0	0	0	0	0	0	1	1	1
	4	006FFFH 006000H	SA6	0	0	0	0	0	0	0	1	1	0
	4	005FFFH 005000H	SA5	0	0	0	0	0	0	0	1	0	1
	4	004FFFH 004000H	SA4	0	0	0	0	0	0	0	1	0	0
	4	003FFFH 003000H	SA3	0	0	0	0	0	0	0	0	1	1
	4	002FFFH 002000H	SA2	0	0	0	0	0	0	0	0	1	0
	4	001FFFH 001000H	SA1	0	0	0	0	0	0	0	0	0	1
	4	000FFFH 000000H	SA0	0	0	0	0	0	0	0	0	0	0

Sector Group Address Table

(1/2)

Sector group	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	Size	Sector
SGA0	0	0	0	0	0	0	0	0	0	0	4K words (1 Sector)	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	4K words (1 Sector)	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	4K words (1 Sector)	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	4K words (1 Sector)	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	4K words (1 Sector)	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	4K words (1 Sector)	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	4K words (1 Sector)	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	4K words (1 Sector)	SA7
SGA8	0	0	0	0	0	0	1	×	×	×	96K words (3 Sectors)	SA8 to SA10
						1	0					
						1	1					
SGA9	0	0	0	0	1	×	×	×	×	×	128K words (4 Sectors)	SA11 to SA14
SGA10	0	0	0	1	0	×	×	×	×	×	128K words (4 Sectors)	SA15 to SA18
SGA11	0	0	0	1	1	×	×	×	×	×	128K words (4 Sectors)	SA19 to SA22
SGA12	0	0	1	0	0	×	×	×	×	×	128K words (4 Sectors)	SA23 to SA26
SGA13	0	0	1	0	1	×	×	×	×	×	128K words (4 Sectors)	SA27 to SA30
SGA14	0	0	1	1	0	×	×	×	×	×	128K words (4 Sectors)	SA31 to SA34
SGA15	0	0	1	1	1	×	×	×	×	×	128K words (4 Sectors)	SA35 to SA38
SGA16	0	1	0	0	0	×	×	×	×	×	128K words (4 Sectors)	SA39 to SA42
SGA17	0	1	0	0	1	×	×	×	×	×	128K words (4 Sectors)	SA43 to SA46
SGA18	0	1	0	1	0	×	×	×	×	×	128K words (4 Sectors)	SA47 to SA50
SGA19	0	1	0	1	1	×	×	×	×	×	128K words (4 Sectors)	SA51 to SA54
SGA20	0	1	1	0	0	×	×	×	×	×	128K words (4 Sectors)	SA55 to SA58
SGA21	0	1	1	0	1	×	×	×	×	×	128K words (4 Sectors)	SA59 to SA62
SGA22	0	1	1	1	0	×	×	×	×	×	128K words (4 Sectors)	SA63 to SA66
SGA23	0	1	1	1	1	×	×	×	×	×	128K words (4 Sectors)	SA67 to SA70

Remark \times : VIH or VIL

Sector Group Address Table

(2/2)

Sector group	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	Size	Sector
SGA24	1	0	0	0	0	×	×	×	×	×	128K words (4 Sectors)	SA71 to SA74
SGA25	1	0	0	0	1	×	×	×	×	×	128K words (4 Sectors)	SA75 to SA78
SGA26	1	0	0	1	0	×	×	×	×	×	128K words (4 Sectors)	SA79 to SA82
SGA27	1	0	0	1	1	×	×	×	×	×	128K words (4 Sectors)	SA83 to SA86
SGA28	1	0	1	0	0	×	×	×	×	×	128K words (4 Sectors)	SA87 to SA90
SGA29	1	0	1	0	1	×	×	×	×	×	128K words (4 Sectors)	SA91 to SA94
SGA30	1	0	1	1	0	×	×	×	×	×	128K words (4 Sectors)	SA95 to SA98
SGA31	1	0	1	1	1	×	×	×	×	×	128K words (4 Sectors)	SA99 to SA102
SGA32	1	1	0	0	0	×	×	×	×	×	128K words (4 Sectors)	SA103 to SA106
SGA33	1	1	0	0	1	×	×	×	×	×	128K words (4 Sectors)	SA107 to SA110
SGA34	1	1	0	1	0	×	×	×	×	×	128K words (4 Sectors)	SA111 to SA114
SGA35	1	1	0	1	1	×	×	×	×	×	128K words (4 Sectors)	SA115 to SA118
SGA36	1	1	1	0	0	×	×	×	×	×	128K words (4 Sectors)	SA119 to SA122
SGA37	1	1	1	0	1	×	×	×	×	×	128K words (4 Sectors)	SA123 to SA126
SGA38	1	1	1	1	0	×	×	×	×	×	128K words (4 Sectors)	SA127 to SA130
SGA39	1	1	1	1	1	0	0	×	×	×	96K words (3 Sectors)	SA131 to SA133
						0	1					
						1	0					
SGA40	1	1	1	1	1	1	1	0	0	0	4K words (1 Sector)	SA134
SGA41	1	1	1	1	1	1	1	0	0	1	4K words (1 Sector)	SA135
SGA42	1	1	1	1	1	1	1	0	1	0	4K words (1 Sector)	SA136
SGA43	1	1	1	1	1	1	1	0	1	1	4K words (1 Sector)	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	4K words (1 Sector)	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	4K words (1 Sector)	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	4K words (1 Sector)	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	4K words (1 Sector)	SA141

 $\textbf{Remark} \hspace{0.1in} \times \hspace{0.1in} : V_{IH} \hspace{0.1in} or \hspace{0.1in} V_{IL}$



Product ID Code (Manufacturer Code / Device Code)

Product ID Code								(Output	code							
	I/O15	I/O14	I/O13	I/O12	I/O11	I/O10	I/O9	I/O8	1/07	I/O6	I/O5	1/04	I/O3	I/O2	I/O1	I/O0	HEX
Manufacturer Code	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0010H
Device code	0	0	1	0	0	0	1	0	0	0	0	1	1	1	0	0	221CH
Sector group protection	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001H Note

Note If 0001H is output, the sector group is protected. If 0000H is output, the sector group is unprotected.



Command Sequence

Command sequence	Bus	1st bus	Cycle	2nd bu	s Cycle	3rd bus	s Cycle	4th bus	Cycle	5th bus	Cycle	6th bus	Cycle
	Cycle	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read / Reset Note1	1	×××Н	F0H	RA	RD	-	-	-	-	-	-	-	-
Read / Reset Note1	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	-	-	_	-
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	-	-	_	-
Program Suspend Note 2	1	ВА	вон	-	-	-	-	-	-	-	-	_	-
Program Resume Note 3	1	ВА	30H	_	_	-	-	_	-	_	-	_	_
Chip Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector Erase Suspend Note 4, 5	1	ВА	вон	_	_	-	-	_	-	_	-	_	_
Sector Erase Resume Note 4, 6	1	ВА	30H	_	_	-	-	_	-	_	-	_	_
Unlock Bypass Set	3	555H	AAH	2AAH	55H	555H	20H	_	-	_	-	_	_
Unlock Bypass Program Note 7	2	×××Н	A0H	PA	PD	-	-	_	-	_	-	_	_
Unlock Bypass Chip Erase Note 7	2	×××Н	80H	×××Н	10H	-	-	_	-	_	-	_	_
Unlock Bypass Sector Erase Note 7	2	×××Н	80H	SA	30H	-	-	_	-	_	-	_	_
Unlock Bypass Reset Note 7	2	×××Н	90H	×××Н	00H ^{Note11}	-	-	_	-	_	-	_	_
Product ID / Sector Group Protection	3	555H	AAH	2AAH	55H	(BA)	90H	IA	ID	_	-	_	_
Information / Read Mode Register						555H							
Information													
Sector Group Protection Note 8	4	×××Н	60H	SPA	60H	SPA	40H	SPA	SD	-	Ī	-	-
Sector Group Unprotect Note 9	4	×××Н	60H	SUA	60H	SUA	40H	SUA	SD	-	Ī	-	-
Extra One Time Protect Sector Entry	3	555H	AAH	2AAH	55H	555H	88H	_	-	_	-	_	_
Extra One Time Protect	4	555H	AAH	2AAH	55H	555H	90H	xxxH	00H	-	-	-	-
Sector Reset Note 10													
Extra One Time Protect Sector	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	-	-	_	-
Program Note 10													
Extra One Time Protect	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	EOTPSA	30H
Sector Erase Note 10													
Extra One Time Protect Sector	4	×××Н	60H	EOTPSA	60H	EOTPSA	40H	EOTPSA	SD	-	-	-	-
Protection Note 10													
Read Mode Register Set	3	555H	AAH	2AAH	55H	REGD	C0H	-	ı	-	ı	-	-

- **Notes 1.** Both these read / reset commands reset the device to the read mode.
 - 2. Programming is suspended if B0H is input to the bank address being programmed to in a program operation.
 - **3.** Programming is resumed if 30H is input to the bank address being suspended to in a program-suspend operation.
 - **4.** If automatic erase resume and suspend are repeated at intervals of less than 100 μ s, since it will become suspend operation, without starting automatic erase, the erase operation may not be correctly completed.
 - 5. Erasure is suspended if B0H is input to the bank address being erased in a sector erase operation.
 - **6.** Erasure is resumed if 30H is input to the bank address being suspended in a sector-erase-suspend operation.
 - 7. Valid only in the Unlock Bypass mode.
 - 8. Valid only in /RESET = VID (except in the Extra One Time Protect Sector mode).
 - 9. The command sequence that protects a sector group is excluded.
 - 10. Valid only in the Extra One Time Protect Sector mode.
 - 11. This command can be used even if this data is F0H.

Remarks 1. The system should generate the following address pattern:

555H or 2AAH (A10 to A0)

2. RA : Read address

RD : Read data

IA : Address input as follows

Information	A21 to A12	A11 to A4	A3 to A0
Manufacturer code	Bank address	Don't care	0000
Device code	Bank address	Don't care	0001
Sector group protection information	Sector group address	Don't care	0010
Read mode register information	Bank address	Don't care	0100

: Code output. For the manufacture code, device code and sector group protection information, refer to the Product ID code (Manufacture Code / Device Code). For read mode register information, refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).

PA : Program address

PD : Program data

SA : Erase sector address. The sector to be erased is selected by the combination of A21 to A12.

Refer to the **Sector Organization / Sector Address Table**.

BA : Bank address. Refer to the **Sector Organization / Sector Address Table**.

*	SPA	: Sector group address to be protected or protection-verified. Set the sector group address
		(SGA) and (A6, A3, A2, A1, A0) = $(V_{IL}, V_{IL}, V_{IL}, V_{IH}, V_{IL})$.
		Sector group protection can be set for each sector group address. For details, refer to PAGE
		MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).
		Refer to the Sector Group Address Table for the sector group address.

SUA: Sector group address to be unprotected or unprotection-verified. Set the sector group address (SGA) and (A6, A3, A2, A1, A0) = (V_{IH}, V_{IL}, V_{IL}, V_{IL}, V_{IL}).

Sector group unprotect is performed for all sector group using a single command, however, unprotect verification must be performed for each sector group address. For details, refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E). Refer to the Sector Group Address Table for the sector group address.

EOTPSA: Extra One Time Protect Sector area addresses. These addresses are 000000H to 007FFFH.

SD : Data for verifying whether sector groups read from the address specified by SPA, SUA,

EOTPSA are protected or unprotected.

REGD: Read mode register information. Description for setting, refer to **PAGE MODE FLASH**MEMORY, BURST MODE FLASH MEMORY Information (M15451E).

- **3.** The sector group address is don't care except when a program / erase address or read address are selected.
- 4. For the operation of bus, refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).
- **5.** \times of address bit indicates V_{IH} or V_{IL}.

BUS OPERATIONS, COMMANDS, HARDWARE SEQUENCE FLAGS, HARDWARE DATA PROTECTION Refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).



Electrical Characteristics

Before turning on power, input GND \pm 0.2 V to the /RESET pin until Vcc \geq Vcc (MIN.) and keep that state for 200 μ s.

Absolute Maximum Ratings

Parameter	Symbol		Condition	Rating	Unit
Supply voltage	Vcc	with respect t	to GND	-0.5 to +2.4	V
Input / Output supply voltage	VccQ	with respect to GND		-0.5 to +4.0	٧
Input voltage	VIN	with respect	except /WP(ACC), /RESET	-0.5 Note 1 to VccQ + 0.5 Note 2	V
		to GND	/WP(ACC), /RESET	-0.5 Note 1 to +13.0	
Input /Output voltage	VI/O	with respect t	o GND	-0.5 Note 1 to VccQ + 0.5 Note 2	V
Ambient operation	TA			–25 to +85	°C
temperature					
Storage temperature	T _{stg}			-65 to +150	°C
	T _{bias}	at bias		-25 to +85	

Notes 1. -2.0 V (MIN.) (pulse width $\leq 20 \text{ ns}$)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Test condition	-DB80X	, -DB85X	-EB85X	, -EB90X	Unit
			MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		1.8	2.1	1.65	1.95	V
Input / Output supply voltage	VccQ		2.7	3.3	2.7	3.3	V
High level input voltage	VIH		2.4	VccQ+0.3 Note1	2.4	VccQ+0.3 Note1	V
	VID	High voltage is	9.0	11.0	9.0	11.0	V
		applied (/RESET)					
Low level input voltage	VIL		-0.5 Note2	+0.5	-0.5 Note2	+0.5	V
Accelerated programming	Vacc	High voltage is	8.5	9.5	8.5	9.5	V
voltage		applied					
Ambient operating temperature	TA		-25	+85	-25	+85	°C

Notes 1. VccQ + 0.6 V (MAX.) (pulse width $\leq 20 ns$)

2. -0.6 V (MIN.) (pulse width $\leq 20 \text{ ns}$)

^{2.} VccQ + 2.0 V (MAX.) (pulse width $\leq 20 ns$)



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

(1/2)

	Parameter	Symbol	Test condition	-DE	380X, -DB	85X	Unit
				MIN.	TYP.	MAX.	
High level output voltage V _{OH1}		V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = V _{CC} (MIN.),	2.4			V
			VccQ = VccQ (MIN.)				
		V _{OH2}	IOH = $-100 \mu A$, Vcc = Vcc (MIN.),	VccQ-0.1			
			VccQ = VccQ (MIN.)				
Low leve	el output voltage	Vol	IoL = 4.0 mA, VccQ = VccQ (MIN.)			0.45	V
Input lea	akage current	I _{LI1}	V _{IN} = GND to V _{CC} Q, V _{CC} Q = V _{CC} Q (MAX.)			1.0	μΑ
	High voltage is applied	I _{LI2}	/RESET = 11.0 V			35	
I/O leak	age current	ILO	V _{VO} = GND to V _{CC} Q, V _{CC} Q = V _{CC} Q (MAX.)			1.0	μΑ
Power	Read	Icc1	/CE = V _{IL} , /OE = V _{IH} , Cycle = 5 MHz, I _{OUT} = 0 mA		10	20	mA
supply	Program, Erase	Icc2	/CE = V _{IL} , /OE = V _{IH} ,			35	mA
current			Automatic programming / erase				
	Standby	Іссз	Vcc = Vcc(MAX.) , /OE = V _{IL} ,		15	25	μΑ
			/CE = /RESET = /WP(ACC) = $VccQ \pm 0.3 V$				
	Standby / Reset	Icc4	Vcc = Vcc (MAX.), /RESET = GND \pm 0.2 V		15	25	μΑ
	Automatic sleep mode	Icc5	$V_{IH} = V_{CC}Q \pm 0.2 \text{ V}, V_{IL} = GND \pm 0.2 \text{ V}$		15	25	μΑ
	Read during	Icc6	$V_{IH} = V_{CC}Q \pm 0.2 \text{ V}, V_{IL} = GND \pm 0.2 \text{ V}$			55	mA
	programming						
	Read during erasing	Icc7	$V_{IH} = V_{CC}Q \pm 0.2 \text{ V}, V_{IL} = GND \pm 0.2 \text{ V}$			55	mA
	Programming	Icc8	/CE = V _{IL} , /OE = V _{IH} ,			35	mA
	during suspend		Automatic programming during suspend				
	Accelerated	IACC	/WP (ACC) pin		5	10	mA
	programming		Vcc		15	35	
Low Vcc	lock-out voltage ^{Note}	VLKO		1.0			V

Note When Vcc is equal to or lower than VLKO, the device ignores all write cycles. Refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).

Remark VIN: Input voltage, VI/O: Input / Output voltage



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

(2/2)

Parameter S		Symbol	Test condition	-EE	385X, -EB9	90X	Unit
				MIN.	TYP.	MAX.	
High level output voltage Vont		V _{OH1}	IOH = -2.0 mA, Vcc = Vcc (MIN.),	2.4			V
			VccQ = VccQ (MIN.)				
		V _{OH2}	$I_{OH} = -100 \ \mu A, \ V_{CC} = V_{CC} (MIN.),$	VccQ-0.1			
			VccQ = VccQ (MIN.)				
Low leve	el output voltage	Vol	IoL = 4.0 mA, VccQ = VccQ (MIN.)			0.45	V
Input lea	akage current	ILI1	V _{IN} = GND to VccQ, VccQ = VccQ (MAX.)			1.0	μΑ
	High voltage is applied	ILI2	/RESET = 11.0 V			35	
I/O leak	age current	ILO	V _{I/O} = GND to VccQ, VccQ = VccQ (MAX.)			1.0	μΑ
Power	Read	Icc1	/CE = V _{IL} , /OE = V _{IH} , Cycle = 5 MHz, I _{OUT} = 0 mA		8	15	mA
supply	Program, Erase	Icc2	/CE = V _{IL} , /OE = V _{IH} ,			25	mA
current			Automatic programming / erase				
	Standby	Іссз	Vcc = Vcc(MAX.), /OE = V _{IL} ,		15	25	μΑ
			/CE = /RESET = /WP(ACC) = $VccQ \pm 0.3 V$				
	Standby / Reset	Icc4	Vcc = Vcc (MAX.), /RESET = $GND \pm 0.2 V$		15	25	μΑ
	Automatic sleep mode	Icc5	V_{IH} = $V_{CC}Q \pm 0.2 \text{ V}$, V_{IL} = $GND \pm 0.2 \text{ V}$		15	25	μΑ
	Read during	Icc6	V_{IH} = $V_{CC}Q \pm 0.2 \text{ V}$, V_{IL} = $GND \pm 0.2 \text{ V}$			40	mA
	programming						
	Read during erasing	Icc7	V_{IH} = $V_{CC}Q \pm 0.2 \text{ V}$, V_{IL} = $GND \pm 0.2 \text{ V}$			40	mA
	Programming	Iccs	/CE = V _{IL} , /OE = V _{IH} ,			25	mA
	during suspend		Automatic programming during suspend				
	Accelerated	Iacc	/WP (ACC) pin		5	10	mA
	programming		Vcc		12	25	
Low Vcc	lock-out voltage ^{Note}	VLKO		1.0			V

Note When Vcc is equal to or lower than VLKO, the device ignores all write cycles. Refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).

Remark VIN: Input voltage, VI/O: Input / Output voltage

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	V _{IN} = 0 V		6.0	7.5	pF
Input / Output capacitance	C _{I/O}	V _{I/O} = 0 V		8.5	12.0	pF


Remarks 1. VIN: Input voltage, VI/O: Input / Output voltage

 $\textbf{2.} \ \ \text{These parameters are not 100\% tested}.$


AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1 TTL + 30 pF

Read Cycle

	Parameter	rameter Symbol		-DB80X		35X 35X	-EB9	90X	Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle tim	ne	trc	80		85		90		ns	
Address acces	ss time	tacc		80		85		90	ns	1
Page read cyc	le time	t PRC	30		30		30		ns	
Page address	access time	t PACC		30		30		30	ns	1
/CE access tin	ne	t ce		80		85		90	ns	2
/OE access tin	ne	toe		25		25		25	ns	
Output disable	time	tof		25		25		25	ns	
Output hold tir	ne	tон	0		0		0		ns	
/RESET pulse	width	t RP	500		500		500		ns	
/RESET hold t	ime before read	t RH	50		50		50		ns	
/RESET low	At automatic mode	tready		20		20		20	μs	
to read mode	Except automatic mode			500		500		500	ns	
/OE low level t	time from /WE high level	tоен	20		20		20		ns	

Notes 1. /CE = /OE = VIL

2. /OE = VIL

 $\textbf{Remark} \quad \textit{t}_{\text{DF}} \text{ is the time from inactivation of /CE or /OE to high impedance state output.}$

Write Cycle (Program / Erase)

(1/2)

Para	ameter	Symbol	-	DB80>	(-DB85) -EB85)		-	EB90X	(Unit	Note
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Write cycle time		twc	80			85			90			ns	
Address setup time (WE to address)	tas	0			0			0			ns	
Address setup time (/CE to address)	t as	0			0			0			ns	
Address hold time (//	VE to address)	tан	45			45			45			ns	
Address hold time (/0	CE to address)	tан	45			45			45			ns	
Input data setup time		tos	45			45			45			ns	
Input data hold time		t DH	0			0			0			ns	
/OE hold time	Read	t oeh	0			0			0			ns	
	Toggle bit, Data polling		10			10			10				
Read recovery time b	pefore write (/OE to /CE)	t GHEL	0			0			0			ns	
Read recovery time b	pefore write (/OE to /WE)	t GHWL	0			0			0			ns	
/WE setup time (/CE	to /WE)	tws	0			0			0			ns	
/CE setup time (/WE	to /CE)	tcs	0			0			0			ns	
/WE hold time (/CE to	o WE)	twн	0			0			0			ns	
/CE hold time (/WE to	o /CE)	tсн	0			0			0			ns	
Write pulse width		twp	35			35			35			ns	
/CE pulse width		t CP	35			35			35			ns	
Write pulse width hig	h	t wph	30			30			30			ns	
/CE pulse width high		t cph	30			30			30			ns	
Word programming of	peration time	twpg		11	200		11	200		11	200	μs	
Chip programming o	peration time	t cpg		47	840		47	840		47	840	s	
Sector erase	4K words sector	tser		0.15	1.0		0.15	1.0		0.15	1.0	s	1,2
operation time	32K words sector			0.5	1.5		0.5	1.5		0.5	1.5		
	4K words sector			0.5	3.0		0.5	3.0		0.5	3.0		1,3
	32K words sector			0.7	5.0		0.7	5.0		0.7	5.0		
Chip erase operation	time	tcer		65.4	205		65.4	205		65.4	205	S	1,2
				96.2	678		96.2	678		96.2	678		1,3
Accelerated program	ming time	taccpg		7	150		7	150		7	150	μs	
Program / erase cyc	le		300,000			300,000			300,000			cycle	
Vcc setup time		tvcs	200			200			200			μs	
RY (/BY) recovery tin	ne	tпв	0			0			0			ns	
/RESET pulse width		t RP	500			500			500			ns	
/RESET high-voltage (VID) hold time from high of		trrb	20			20			20			μs	
RY (/BY) when sector grou	up is temporarily unprotect												<u>L</u>
/RESET hold time		t RH	50			50			50			ns	

Notes 1. The preprogramming time prior to the erase operation is not included.

2. Program / erase cycle : 100,000 cycles3. Program / erase cycle : 300,000 cycles



Write Cycle (Program / Erase)

(2/2)

Parameter	Symbol		-DB80X		-DB85X -EB85X		-	-EB90X		Unit	Note	
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
From completion of automatic program /	t EOE			80			85			90	ns	
erase to data output time												
RY (/BY) delay time from valid program or	tBUSY			80			85			90	ns	
erase operation												
Address setup time to /OE low in toggle bit	taso	15			15			15			ns	
Address hold time to /CE or /OE high in toggle bit	t aht	0			0			0			ns	
/CE pulse width high for toggle bit	t CEPH	20			20			20			ns	
/OE pulse width high for toggle bit	t oeph	20			20			20			ns	
Voltage transition time	t vlht	4			4			4			μs	1
Rise time to V _{ID} (/RESET)	tvidr	500			500			500			ns	
Rise time to V _{ACC} (/WP(ACC))	tvaccr	500			500			500			ns	
Erase timeout time	t TOW	50			50			50			μs	2
Erase suspend transition time	t spd			20			20			20	μs	2

Notes 1. Sector group protection only.

2. Table only.

Write operation (Program / Erase) Performance

Parameter	Description	on	MIN.	TYP.	MAX.	Unit	Note
Sector erase time	The preprogramming time	The preprogramming time 4K words sector		0.15	1.0	s	1
	prior to the erase operation	32K words sector		0.5	1.5		
	is not included.	4K words sector		0.5	3.0		2
		32K words sector		0.7	5.0		
Chip erase time	The preprogramming time p	prior to		65.4	205	s	1
	the erase operation is not in	ncluded.		96.2	678		2
Word programming time	Excludes system-level over	head		11	200	μs	
Chip programming time	Excludes system-level over	head		47	840	s	
Accelerated programming time	Excludes system-level overhead			7	150	μs	
Program / erase cycle		300,000			cycle		


Notes 1. Program / erase cycle : 100,000 cycles
2. Program / erase cycle : 300,000 cycles

TIMING CHARTS, FLOW CHARTS

Refer to PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information (M15451E).


Package Drawings


48-PIN PLASTIC TSOP (I) (12x20)



F R R

detail of lead end






NOTES


- 1) Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2) "A" excludes mold flash. (Includes mold flash: 12.4 mm MAX.)

ITEM	MILLIMETERS
Α	12.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
Е	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
- 1	18.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
М	0.10
N	0.10
Р	20.0±0.2
Q	3°+5° -3°
R	0.25
S	0.60±0.15

S48GZ-50-MJH-1

63-PIN TAPE FBGA (11x8)







ITEM	MILLIMETERS
D	8.00±0.10
E	11.00±0.10
w	0.20
Α	0.97±0.10
A1	0.27±0.05
A2	0.70
е	0.80
b	0.45±0.05
х	0.08
у	0.10
y1	0.20
ZD	1.20
ZE	1.10
	P63F9-80-CD6

25

85-PIN TAPE FBGA (11x8)





ITEM	MILLIMETERS
D	8.00±0.10
E	11.00±0.10
w	0.20
е	0.80
Α	1.11±0.10
Α1	0.27±0.05
A2	0.84
b	0.45±0.05
х	0.08
У	0.10
y1	0.20
ZD	0.40
ZE	1.10
	P85F9-80-CD5

26



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD29F064115-X.

Types of Surface Mount Device

 μ PD29F064115GZ-MJH : 48-pin PLASTIC TSOP(I) (12 × 20) (Normal bent)

 $\mu\text{PD29F064115F9-CD6}$: 63-pin TAPE FBGA (11 \times 8) $\mu\text{PD29F064115F9-CD5}$: 85-pin TAPE FBGA (11 \times 8)



Revision History

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition -> This edition)
	edition	edition			
2nd edition/	Throughout	-	Modification	-	Preliminary Data Sheet \rightarrow Data Sheet
Sep.2002	p.16	p.14		Command Sequence	Remark 2 : SPA, SUA
	p.21	p.19	Addition	Read Cycle	toeн

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Related Document

Document Name	Document Number
PAGE MODE FLASH MEMORY, BURST MODE FLASH MEMORY Information	M15451E

- The information in this document is current as of September, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4