



# TDA8757

Triple 8-bit ADC 170 Msps

Rev. 07 — 28 February 2002

Preliminary data

## 1. General description

The TDA8757 is a triple 8-bit ADC for the digitizing of large bandwidth RGB/YUV signals at a sampling rate up to 170 Msps.

The IC supports display resolutions up to  $1600 \times 1200$  (UXGA) at 60 Hz.

The IC also includes a PLL that can be locked to the horizontal line frequency and generates the ADC clock. The PLL jitter is minimized for high resolution PC graphics applications. An external clock signal can also be used to clock the ADC.

The outputs are available either on one port up to 110 Msps or on two ports up to 170 Msps. The operating mode is selectable with the serial interface to for either I<sup>2</sup>C-bus or 3-wire serial bus (3W-bus) operation.

The clamp level, the gain and the other settings are controllable through the serial interface.

## 2. Features

- Triple 8-bit ADC
- Sampling rate up to 170 Msps
- IC controllable by a serial interface which can be I<sup>2</sup>C-bus or 3W-bus, selected by a TTL input pin
- Three clamps for programming a clamping code from  $-63.5$  to  $+64$  in steps of  $\frac{1}{2}$  LSB (RGB) and from  $+120$  to  $+136$  in steps of  $\frac{1}{2}$  LSB (YUV)
- Three controllable amplifiers: gain controlled by the serial interface to produce a full-scale resolution of  $\frac{1}{2}$  LSB peak-to-peak
- Amplifier bandwidth of 250 MHz
- Low gain variation with temperature
- PLL controllable through the serial interface to generate the ADC clock which can be locked to any line frequency of 15 to 150 kHz
- Integrated PLL divider
- Programmable phase clock adjustment cells
- Internal voltage regulators
- TTL compatible digital inputs and outputs
- Outputs on one port or demultiplexed on two ports; selectable with the serial interface
- Chip enable, high-impedance ADC output
- Power-down mode
- 1.5 W power dissipation
- Sync on green extractor.



**PHILIPS**

### 3. Applications

- RGB/YUV high-speed digitizing
- LCD panels drive
- LCD projection systems
- VGA to UXGA (1600 × 1200 at 60 Hz) modes.

### 4. Quick reference data

Table 1: Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CCA</sub>	analog supply voltage for PLL and the RGB channels		4.75	5.0	5.25	V
V <sub>DDD</sub>	logic supply voltage for I <sup>2</sup> C-bus and 3W-bus		4.75	5.0	5.25	V
V <sub>CCD</sub>	digital supply voltage		4.75	5.0	5.25	V
V <sub>CCO</sub>	output stages supply voltage for PLL and the RGB channels		4.75	5.0	5.25	V
V <sub>CCA(PLL)</sub>	analog PLL supply voltage		4.75	5.0	5.25	V
V <sub>CCO(PLL)</sub>	output PLL supply voltage		4.75	5.0	5.25	V
I <sub>CCA</sub>	analog supply current for the RGB channels		–	135	–	mA
I <sub>DDD</sub>	logic supply current for I <sup>2</sup> C-bus and 3W-bus		–	1	–	mA
I <sub>CCD</sub>	digital supply current		–	95	–	mA
I <sub>CCO</sub>	output stages supply current		–	80	–	mA
I <sub>CCA(PLL)</sub>	analog PLL supply current		–	34	–	mA
f <sub>clk</sub>	clock frequency	normal (Dmx = 0)	–	–	110	MHz
		de-multiplexed (Dmx = 1)	–	–	170	MHz
f <sub>ref(PLL)</sub>	PLL reference clock frequency		15	–	150	kHz
f <sub>PLL</sub>	output clock frequency range		10	–	170	MHz
INL	DC integral non-linearity	from analog input to digital output; full-scale; sinusoidal input; f <sub>clk</sub> = 170 MHz	–	±0.5	±1.5	LSB
DNL	DC differential non-linearity	from analog input to digital output; full-scale; sinusoidal input; f <sub>clk</sub> = 170 MHz	–	±0.4	±1	LSB
ΔG <sub>amp</sub> /ΔT	amplifier gain stability variation with temperature	V <sub>ref</sub> = 2.5 V with 100 ppm/°C maximum	–	325	–	ppm/°C
B	amplifier bandwidth	–3 dB; T <sub>amb</sub> = 25 °C	250	–	–	MHz
t <sub>set(ADC+AGC)</sub>	settling time of the block ADC + AGC	input signal settling time <1 ns; settling to 1%; f <sub>i</sub> = 85 MHz	–	4	–	ns

Table 1: Quick reference data...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DR <sub>PLL</sub>	PLL divider ratio		100	–	4095	
P <sub>tot</sub>	total power dissipation	f <sub>clk</sub> = 170 MHz; sinusoidal input	–	1.5	–	W
j <sub>PLL(max)(p-p)</sub>	maximum PLL phase jitter (peak-to-peak value)	f <sub>clk</sub> = 170 MHz	–	360	–	ps

## 5. Ordering information

Table 2: Ordering information

Type number	Package		
	Name	Description	Version
TDA8757HL	HLQFP144	plastic, heatsink low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm	SOT612-1

6. Block diagram





Fig 1. Block diagram.





(1) Enable of CKDATA and CKREFO by  $\overline{OE}$ . Available in C3 version only.

Fig 3. PLL diagram.



Table 3: Pin description...continued

Symbol	Pin	Description
AGC <sub>R</sub>	5	red channel AGC output
BOT <sub>R</sub>	6	red channel ladder decoupling input (BOT)
GAINC <sub>R</sub>	7	red channel gain capacitor input
CLP <sub>R</sub>	8	red channel clamp capacitor input
DEC <sub>R</sub>	9	red channel regulator decoupling input
V <sub>CCA(R)</sub>	10	red channel analog supply voltage
IN <sub>R</sub>	11	red channel analog input
n.c.	12	not connected
AGND <sub>R</sub>	13	red channel gain analog ground
n.c.	14	not connected
AGC <sub>G</sub>	15	green channel AGC output
BOT <sub>G</sub>	16	green channel ladder decoupling input (BOT)
GAINC <sub>G</sub>	17	green channel gain capacitor input
CLP <sub>G</sub>	18	green channel clamp capacitor input
DEC <sub>G</sub>	19	green channel regulator decoupling input
V <sub>CCA(G)</sub>	20	green channel analog supply voltage
IN <sub>G</sub>	21	green channel analog input
AGND <sub>G</sub>	22	green channel gain analog ground
IN <sub>SOG</sub>	23	sync on green channel input
SOG <sub>O</sub>	24	composite sync output
n.c.	25	not connected
AGC <sub>B</sub>	26	blue channel AGC output
BOT <sub>B</sub>	27	blue channel ladder decoupling input (BOT)
GAINC <sub>B</sub>	28	blue channel gain capacitor input
CLP <sub>B</sub>	29	blue channel clamp capacitor input
DEC <sub>B</sub>	30	blue channel regulator decoupling input
V <sub>CCA(B)</sub>	31	blue channel analog supply voltage
IN <sub>B</sub>	32	blue channel analog input
AGND <sub>B</sub>	33	blue channel gain analog ground
n.c.	34	not connected
n.c.	35	not connected
n.c.	36	not connected
I <sup>2</sup> C/ $\overline{3W}$	37	selection input between I <sup>2</sup> C-bus (active HIGH) and 3W-bus (active LOW)
A1	38	I <sup>2</sup> C-bus address control input 1
A2	39	I <sup>2</sup> C-bus address control input 2
TCK	40	scan test mode input (active HIGH)
TDO	41	scan test output
DIS	42	I <sup>2</sup> C-bus and 3W-bus disable control input (disable at HIGH level)
SEN	43	select enable input for 3W-bus



Table 3: Pin description...continued

Symbol	Pin	Description
SDA	44	I <sup>2</sup> C-bus/3W-bus serial data input
V <sub>DDD</sub>	45	logic I <sup>2</sup> C-bus/3W-bus digital supply voltage
V <sub>SSD1</sub>	46	logic I <sup>2</sup> C-bus/3W-bus digital ground 1
SCL	47	I <sup>2</sup> C-bus/3W-bus serial clock input
n.c.	48	not connected
n.c.	49	not connected
n.c.	50	not connected
n.c.	51	not connected
V <sub>CCD2</sub>	52	digital supply voltage 2
DGND2	53	digital ground 2
n.c.	54	not connected
V <sub>SSD2</sub>	55	logic I <sup>2</sup> C-bus/3W-bus digital ground 2
V <sub>SSD3</sub>	56	logic I <sup>2</sup> C-bus/3W-bus digital ground 3
n.c.	57	not connected
B <sub>0B</sub>	58	blue channel ADC output B bit 0 (LSB)
B <sub>1B</sub>	59	blue channel ADC output B bit 1
B <sub>2B</sub>	60	blue channel ADC output B bit 2
B <sub>3B</sub>	61	blue channel ADC output B bit 3
B <sub>4B</sub>	62	blue channel ADC output B bit 4
B <sub>5B</sub>	63	blue channel ADC output B bit 5
B <sub>6B</sub>	64	blue channel ADC output B bit 6
B <sub>7B</sub>	65	blue channel ADC output B bit 7 (MSB)
OGND <sub>B</sub>	66	blue channel ADC output B ground
V <sub>CCO(B)</sub>	67	blue channel ADC output B supply voltage
OGND <sub>B</sub>	68	blue channel ADC output A ground
V <sub>CCO(B)</sub>	69	blue channel ADC output A supply voltage
OR <sub>B</sub>	70	blue channel ADC output bit out of range
A <sub>0B</sub>	71	blue channel ADC output A bit 0 (LSB)
A <sub>1B</sub>	72	blue channel ADC output A bit 1
A <sub>2B</sub>	73	blue channel ADC output A bit 2
A <sub>3B</sub>	74	blue channel ADC output A bit 3
A <sub>4B</sub>	75	blue channel ADC output A bit 4
A <sub>5B</sub>	76	blue channel ADC output A bit 5
A <sub>6B</sub>	77	blue channel ADC output A bit 6
A <sub>7B</sub>	78	blue channel ADC output A bit 7 (MSB)
B <sub>0G</sub>	79	green channel ADC output B bit 0 (LSB)
B <sub>1G</sub>	80	green channel ADC output B bit 1
B <sub>2G</sub>	81	green channel ADC output B bit 2
B <sub>3G</sub>	82	green channel ADC output B bit 3
B <sub>4G</sub>	83	green channel ADC output B bit 4
B <sub>5G</sub>	84	green channel ADC output B bit 5

Table 3: Pin description...continued

Symbol	Pin	Description
B6 <sub>G</sub>	85	green channel ADC output B bit 6
B7 <sub>G</sub>	86	green channel ADC output B bit 7 (MSB)
OGND <sub>G</sub>	87	green channel ADC output B ground
V <sub>CCO(G)</sub>	88	green channel ADC output B supply voltage
OGND <sub>G</sub>	89	green channel ADC output A ground
V <sub>CCO(G)</sub>	90	green channel ADC output A supply voltage
OR <sub>G</sub>	91	green channel ADC output bit out of range
A0 <sub>G</sub>	92	green channel ADC output A bit 0 (LSB)
A1 <sub>G</sub>	93	green channel ADC output A bit 1
A2 <sub>G</sub>	94	green channel ADC output A bit 2
A3 <sub>G</sub>	95	green channel ADC output A bit 3
A4 <sub>G</sub>	96	green channel ADC output A bit 4
A5 <sub>G</sub>	97	green channel ADC output A bit 5
A6 <sub>G</sub>	98	green channel ADC output A bit 6
A7 <sub>G</sub>	99	green channel ADC output A bit 7 (MSB)
B0 <sub>R</sub>	100	red channel ADC output B bit 0 (LSB)
B1 <sub>R</sub>	101	red channel ADC output B bit 1
B2 <sub>R</sub>	102	red channel ADC output B bit 2
B3 <sub>R</sub>	103	red channel ADC output B bit 3
B4 <sub>R</sub>	104	red channel ADC output B bit 4
B5 <sub>R</sub>	105	red channel ADC output B bit 5
B6 <sub>R</sub>	106	red channel ADC output B bit 6
B7 <sub>R</sub>	107	red channel ADC output B bit 7 (MSB)
n.c.	108	not connected
OGND <sub>R</sub>	109	red channel ADC output B ground
V <sub>CCO(R)</sub>	110	red channel ADC output B supply voltage
OGND <sub>R</sub>	111	red channel ADC output A ground
V <sub>CCO(R)</sub>	112	red channel ADC output A supply voltage
OR <sub>R</sub>	113	red channel ADC output A bit out of range
A0 <sub>R</sub>	114	red channel ADC output A bit 0 (LSB)
A1 <sub>R</sub>	115	red channel ADC output A bit 1
A2 <sub>R</sub>	116	red channel ADC output A bit 2
A3 <sub>R</sub>	117	red channel ADC output A bit 3
A4 <sub>R</sub>	118	red channel ADC output A bit 4
A5 <sub>R</sub>	119	red channel ADC output A bit 5
A6 <sub>R</sub>	120	red channel ADC output A bit 6
A7 <sub>R</sub>	121	red channel ADC output A bit 7 (MSB)
OGND <sub>PLL</sub>	122	PLL digital ground
CKDATA	123	output data clock
CKREFO	124	output horizontal pulse synchronized to pixel clock
TESTO	125	output reserved for test

Table 3: Pin description...continued

Symbol	Pin	Description
V <sub>CCO(PLL)</sub>	126	PLL output supply voltage
n.c.	127	not connected
DGND1	128	digital ground 1
$\overline{\text{OE}}$	129	output enable; active LOW (when $\overline{\text{OE}}$ is HIGH, the outputs are high-impedance)
PD	130	power-down control input (IC is in Power-down mode when this pin is HIGH)
CLP	131	clamp pulse input (clamp active HIGH)
HSYNC	132	horizontal synchronization pulse input
INV	133	PLL clock output inverter control input (invert when HIGH)
CKEXT	134	external clock input
COAST	135	PLL coast control input
CKREF	136	PLL reference clock input
V <sub>CCD1</sub>	137	digital supply voltage 1
n.c.	138	not connected
AGND <sub>PLL</sub>	139	PLL analog ground
CP	140	PLL filter input
CZ	141	PLL filter input
AGND <sub>PLL</sub>	142	PLL analog ground
V <sub>CCA(PLL)</sub>	143	PLL analog supply voltage
n.c.	144	not connected
GND <sub>DP</sub>		exposed die pad connection

## 8. Functional description

This triple high-speed 8-bit ADC is designed to convert RGB/YUV signals, coming from an analog source, into digital data used by a LCD driver (pixel clock up to 170 MHz).

### 8.1 Analog video inputs

The RGB/YUV video inputs are externally AC coupled and are internally DC polarized.

The synchronization signals are also used for the internal PLL and the gain calibration.

If the green video signal has composite sync (sync on green), it is possible to extract this composite sync by connecting the green signal to pin IN<sub>SOG</sub> (AC coupled). When the sync pulse amplitude is below 300 mV, the I<sup>2</sup>C-bus bit 'Slevel' has to be set to logic 1 (see Figure 5). The maximum amplitude for the sync pulse is 600 mV.

The composite sync is available at pin SOG<sub>O</sub> (TTL level compatible signal).




Fig 5. Sync level diagram.

If this function is not used, pin  $IN_{SOG}$  should be connected to the analog power supply. In this event, pin  $SOG_O$  is at LOW-level TTL.

### 8.2 Clamps

Three independent parallel clamping circuits are used to clamp the video input signals on several black levels. The clamping levels may be set from  $-63.5$  to  $+64$  LSBs (RGB) and from  $+120$  to  $+136$  LSBs in steps of  $1/2$  LSB (YUV). They are controlled by changing the values in three 8-bit registers: OFFSETR, OFFSETG and OFFSETB (see Table 5). Each clamp must be able to correct an offset from  $\pm 100$  mV to  $\pm 10$  mV within 300 ns, and correct the total offset in 10 lines.

The clamping is done using the following principle: On the incoming of a TTL positive going pulse supplied on pin CLP, three external capacitors are loaded independently by the device in order to change the voltage level of each analog RGB input. The capacitors are connected to pins  $CLP_R$ ,  $CLP_G$  and  $CLP_B$ .




Fig 6. Clamp definition.

### 8.2.1 Variable gain amplifiers

Three independent variable gain amplifiers are used to provide a full-scale input signal to the 8-bit ADC for each channel. The gain adjustment range is designed so that for an input range varying from 0.4 to 1.2 V (p-p), the output signal corresponds to the ADC full-scale input of 1 V (p-p).

To ensure that the gain does not vary over the whole operating temperature range, a reference voltage  $V_{\text{ref}} = 2.5$  V (DC) with a maximum variation of 100 ppm/°C, is supplied externally on pin VREF.

The calibration of the gains is done using the following principle: On the incoming of a pulse supplied to pin HSYNC, an internal multiplexer switches from the RGB video signals to a reference voltage ( $\frac{1}{16}V_{\text{ref}}$ ). The ADCs inputs become this reference signal and the three corresponding outputs are compared to pre-set values loaded in three 7-bit registers: COARSER, COARSEG and COARSEB. Depending on the result of the comparisons, the three gains are adjusted such that the ADC outputs become equal to the pre-set values in the registers. The three gains are simply controlled by changing the values in the COARSE registers.

The signal supplied on pin HSYNC, may be selected active HIGH or active LOW. The choice is done through the serial interface by setting bit 'Hlevel' in the control register (active HIGH when bit Hlevel = 0).

This active part of the signal has to occur during the blanking period of the signal in order not to interrupt the active video. Normally the horizontal synchronization signal, provided by the video source, is connected to pin HSYNC.

The values loaded in the gain registers (COARSER, COARSEG, COARSEB) are chosen among 68 values (see [Table 6](#)).

A fine correction is also used to finely tune the gain on the three channels and to compensate the channel-to-channel gain mismatch. The fine correction is done using the following principle: the three binary codes, stored in the three 5-bit registers (FINER, FINEG and FINEB) are converted into three analog voltages (with three DACs) and are independently added to the reference voltage ( $\frac{1}{16}V_{\text{ref}}$ ). Thus, three different reference voltages are used for the gain calibration of the three channels.

When the COARSE registers are set at full-scale, the resolution of the fine registers corresponds to  $\frac{1}{2}$  LSB peak-to-peak (see [Equation 3](#)).

### 8.2.2 Important recommendations

The clamping and the gain calibration requires two external signals (pulses). One signal is connected to pin CLP and the other is connected to pin HSYNC. It is very important that:

- The active part of these two signals occur during the blanking of the video signal, in order not to interrupt or disturb the active video.
- The active part of these two signals does not overlap on each other, in order to perform correctly the gain calibration and the clamping. Normally the clamp pulse is sent after the end of the horizontal synchronization pulse.

8.2.3 ADCs

Three ADCs convert analog signals into three series of 8-bit codes, with a maximum clock frequency of 170 Msp/s. The ADCs input range is 1 V (p-p) full-scale and the pipeline delay is 1 clock cycle from the sampling to the data output. The reference ladder regulators are integrated.

8.2.4 Data outputs

ADC outputs are straight binary. Pin  $\overline{OE}$  switches the output status between active and high-impedance ( $\overline{OE} = \text{HIGH}$ ). It is possible to force the outputs with a maximum 10 pF capacitive load. The timing must be checked very carefully if the capacitive loads are more than 10 pF.

It is possible to force the outputs to logic 0 during the gain calibration (during HSYNC pulse) and during the clamping (CLP pulse). This mode is activated through the serial interface by setting bit 'Bik' to logic 1 in register DEMUX.

The TDA8757 provides outputs either on one port (port A) or on two ports (ports A and B). The selection is made with the serial interface by setting bit 'Dmx' to logic 0 or logic 1 in register DEMUX. When just one port is used ( $Dmx = 0$ ), the unused ports are forced to LOW level. When two ports are used ( $Dmx = 1$ ), it is possible to select the port that would provide the odd pixel by setting bit 'Odda' to logic 1 or logic 0 in register DEMUX; when this bit is logic 1, the odd pixel is output on port A.

One out-of-range bit exists per channel ( $OR_R$ ,  $OR_G$  and  $OR_B$ ). It will be at logic 1 when the signal is out-of-range of the ADC voltage ladder.

Finally, two configurations are possible: either the port A outputs and the port B outputs are both synchronous or they are interleaved. The selection is done by setting bit 'Shift' to logic 0 or logic 1 in register DEMUX.




Fig 7. Definition of odd and even pixels; Edge = 0, Dmx = 0 and Ckrp = 1.

8.2.5 PLL

The ADCs are clocked by either the internal PLL locked to the reference clock CKREF or an external clock connected to pin CKEXT. All parts of the PLL are on-chip except the loop filter capacitance. The selection is performed via the serial interface by setting bit 'Ckext' in register PHASE (Ckext = 1 when the external clock is used).

The reference clock (CKREF) range is between 15 and 150 kHz. Consequently, the VCO minimum frequency is 12 MHz and the maximum frequency is 170 MHz. The gain of the VCO part can be controlled through the serial interface, depending on the frequency range to which the PLL is locked.

Moreover, the PLL may be locked either on the rising or on the falling edge of the CKREF signal pulses. This choice is made through the serial interface by setting bit 'Edge' in register CONTROL (rising edge when bit 'Edge' = 0).

The charge pump current ( $I_{cp}$ ) enables an increase of PLL bandwidth. It is programmable through the serial interface by setting bits 'lp2', 'lp1' and 'lp0' in the control register (see [Table 8](#)).

Different resistance values (R) for the filter can also be programmed through the serial interface by setting the bits 'Z2', 'Z1' and 'Z0' in register VCO (see [Table 9](#)).

To have optimal PLL performance, R and  $I_{cp}$  must be chosen so that:

- The result of the product ' $R \times I_{cp}$ ' is smaller than a determined limit (Lim)
- The result of the product ' $R \times I_{cp}$ ' is as close as possible to this limit (Lim).

$$Lim = \frac{0.3\pi \times DR_{PLL} \times f_{ref}}{K_0} \quad (1)$$

where:

- $DR_{PLL}$  = the divider ratio, which is the ratio between the pixel frequency and the horizontal line frequency of the incoming signal. The setting of this parameter is performed through the serial interface with bits Di0 to Di11. These bits are present in the VCO-, divider- and phase registers.
- $f_{ref}$  = the frequency of the signal.
- $K_0$  = the VCO gain, which depends on the pixel frequency ranges given in [Table 10](#).

In the event that several combinations of R and  $I_{cp}$  give the same result, a calculation of the damping factor ( $\xi$ ) for each combination becomes necessary.

The combination of R and  $I_{cp}$  whose damping factor is the closest to 1.5, generates the optimal PLL performance.

$$\xi = \frac{R \cdot C_Z}{2} \cdot \sqrt{\frac{K_0 \cdot I_{cp}}{DR_{PLL} \cdot (C_Z + C_P)}} \quad (2)$$

where  $C_Z$  and  $C_P$  are the external capacitors of the PLL loop filter. The recommended values are:  $C_Z = 68$  nF and  $C_P = 150$  pF.

The COAST signal is used to disconnect the PLL phase frequency detector during the frame flyback (vertical blanking) or during the unavailability of the CKREF signal. This signal can normally be derived from the VSYNC signal.

COAST may be set either active HIGH or active LOW by setting bit 'Vlevel' in the control register through the serial interface (Vlevel = 0 when HIGH).

It is possible to control the phase of the ADC clock (CKADC) through the serial interface with the included digital phase-shift controller. The phase register (5 bits) enables the phase to shift by steps of 11.25 °.

The CKREF signal is re-synchronized by the synchro-block on the CKADC clock. The new reference is available on pin CKREFO. This synchronization may be done with the CKREF signal directly, or with the output of the divider in the PLL (see Figure 3).

The selection is done via the serial interface by setting bit 'Ckrs' in the phase register (Ckrs = 1 when the CKREF signal is used). The polarity of the signal on pin CKREFO is controlled through the serial interface by setting bit 'Ckrp' in register DEMUX (positive polarity if Ckrp = 0). The width of this signal is fixed to 8 clock cycles.

The PLL also provides a CKDATA clock. This clock is synchronized on the data outputs whatever the output mode.

It is possible to delay the CKDATA clock with a constant time ( $\tau = 3$  ns, compared to the outputs) by setting bit 'Ckdd' to logic 1 in register DEMUX. It is also possible to reverse the CKDATA clock, referenced to the outputs, by setting bit 'Ckdp' in register DEMUX.

The maximum capacitive load for each clock output is 10 pF, and pin  $\overline{OE}$  switches the output status between active and high impedance ( $\overline{OE} = \text{HIGH}$ ).

If an external clock is used, it has to be connected to pin CKEXT. Bit 'Ckext' and bit 'Ckrs' in the phase register have to be set at logic 1, and it is also important to disconnect the internal PLL by using the following settings:

- Set bit 'Do' in the control register to logic 1.
- Set bits 'Vco1' and 'Vco0' in register VCO to logic 0.




Fig 8. Timing diagram; CKREFO; Dmx = 0.

There is a delay between the input signal on pin CKREF and the corresponding output on pin CKREFO; see Figure 8. This delay is  $t_{CKREFO}$ :

$$t_{CKREFO} = \text{either } t_{CKAO} \text{ (if clock phase } > 01000) \text{ or } t_{CKAO} + T_{CLK(pixel)} \text{ (if phase } < 01000)$$

$$t_{CKAO} = t_{CLK(buffer)} + t_{phase selector}$$

$$t_{CLK(buffer)} = t_{bf} \text{ and } t_{phase selector} = \left( \frac{phase}{2\pi} \right) \cdot T_{CLK(pixel)}$$



## 9. I<sup>2</sup>C-bus and 3W-bus interfaces

### 9.1 Register definitions

The configuration of the registers is given in [Table 4](#).

**Table 4:** I<sup>2</sup>C-bus and 3W-bus registers

Function name	Subaddress								Bit definition								Default value
	A7	A6	A5	A4	A3	A2	A1	A0	MSB				LSB				
SUBADDR									X	X	X	Mode	Sa3	Sa2	Sa1	Sa0	XXX1 0000
OFFSETR	X	X	X	X	0	0	0	0	Or7	Or6	Or5	Or4	Or3	Or2	Or1	Or0	0111 1111
COARSER	X	X	X	X	0	0	0	1	Or8	Cr6	Cr5	Cr4	Cr3	Cr2	Cr1	Cr0	0010 0000
FINER	X	X	X	X	0	0	1	0	X	X	X	Fr4	Fr3	Fr2	Fr1	Fr0	XXX0 0000
OFFSETG	X	X	X	X	0	0	1	1	Og7	Og6	Og5	Og4	Og3	Og2	Og1	Og0	0111 1111
COARSEG	X	X	X	X	0	1	0	0	Og8	Cg6	Cg5	Cg4	Cg3	Cg2	Cg1	Cg0	0010 0000
FINEG	X	X	X	X	0	1	0	1	X	X	Slevel	Fg4	Fg3	Fg2	Fg1	Fg0	XXX0 0000
OFFSETB	X	X	X	X	0	1	1	0	Ob7	Ob6	Ob5	Ob4	Ob3	Ob2	Ob1	Ob0	0111 1111
COARSEB	X	X	X	X	0	1	1	1	Ob8	Cb6	Cb5	Cb4	Cb3	Cb2	Cb1	Cb0	0010 0000
FINEB	X	X	X	X	1	0	0	0	X	X	X	Fb4	Fb3	Fb2	Fb1	Fb0	XXX0 0000
CONTROL	X	X	X	X	1	0	0	1	Vlevel	Hlevel	Edge	Up	Do	Ip2	Ip1	Ip0	0000 0111
VCO	X	X	X	X	1	0	1	0	Z2	Z1	Z0	Vco1	Vco0	Di11	Di10	Di9	1011 1011
DIVIDER (LSB)	X	X	X	X	1	0	1	1	Di8	Di7	Di6	Di5	Di4	Di3	Di2	Di1	0100 1100
PHASE	X	X	X	X	1	1	0	0	Di0	Ckrs	Ckext	P4	P3	P2	P1	P0	0000 0000
DEMUX	X	X	X	X	1	1	0	1	Blk	Cken	Ckrp	Ckdp	Ckdd	Shift	Odda	Dmx	1000 0111

#### 9.1.1 Subaddress

All the registers are defined by a subaddress of 7 bits: bit Mode refers to the mode which is used with the I<sup>2</sup>C-bus interface, bits 'Sa3' to 'Sa0' give the subaddress of each register.

Bit Mode, used only with the I<sup>2</sup>C-bus, allows two modes for the programming:

- Mode 0 Each register is programmed independently, by giving its subaddress and its content.
- Mode 1 All the registers are programmed one after the other, by giving this initial condition (XXX1 1111) as the subaddress state; thus, the registers are changed following the predefined sequence of 16 bytes (from subaddress 0000 to 1101).

The default values correspond to a VESA 1280 × 1024 at 75 Hz graphic mode.

#### 9.1.2 Offset register

This register controls the clamp level for the RGB channels. The relationship between the programming code and the level of the clamp code is given in [Table 5](#).

**Table 5: Coding**

Programmed code	Clamp code	ADC output
0	-63.5	underflow
1	-63	
2	-62.5	
...	...	
127	0	0
...	...	...
254	63.5	63 or 64
255	64	64
256	120	120
...	...	...
287	136	136

The default programmed value is:

- Programmed code = 127
- Clamp code = 0
- ADC output = 0.

**9.1.3 Coarse and Fine registers**

These two registers enable the gain control: the AGC gain with the coarse register, and the reference voltage with the fine register. The coarse register programming equation is as follows:

$$GAIN = \left( \frac{N_{COARSE} + I}{V_{ref} \cdot \left( 1 - \frac{N_{FINE}}{32 \times 16} \right)} \right) \times \frac{1}{16} = \left( \frac{N_{COARSE} + I}{V_{ref} \cdot (512 - N_{FINE})} \right) \times 32 \tag{3}$$

Where:  $V_{ref} = 2.5\text{ V}$ .

The gain correspondence is given in **Table 6**. The gain is linear with reference to the programming code ( $N_{FINE} = 0$ ).

**Table 6: Typical gain correspondence (COARSE)**

$N_{COARSE}$	Gain	$V_i$ to be full-scale (V)
32	0.825	1.212
99	2.5	0.4

The default programmed value is as follows:

- $N_{COARSE} = 32$
- Gain = 0.825
- $V_i$  to be full-scale = 1.212.

To modulate this gain, the fine register is programmed using the above equation. With a full-scale ADC input, the fine register resolution is a  $\frac{1}{2}$  LSB peak-to-peak (see [Table 7](#) for  $N_{\text{COARSE}} = 32$ ).

**Table 7: Typical gain correspondence (FINE)**

$N_{\text{FINE}}$	Gain	$V_i$ to be full-scale (V)
0	0.825	1.212
31	0.878	1.139

The default programmed value is:  $N_{\text{FINE}} = 0$ .

#### 9.1.4 Control register

COAST and HSYNC signals can be derived by setting the I<sup>2</sup>C-bus control bits 'Vlevel' and 'Hlevel' respectively. When bits 'Vlevel' and 'Hlevel' are set to zero, COAST and HSYNC are active HIGH.

Bit 'Edge' defines the rising or falling edge of CKREF to synchronize the PLL. It will be on the rising edge if the bit is a logic 0 and on the falling edge if the bit is at logic 1.

Bits 'Up' and 'Do' are used for the test, to force the charge pump current. These bits have to be logic 0 during normal use.

Bit 'Cken' is used for the test to check the CKADC internal signal. This bit has to be logic 0 during normal use.

Bits 'Ip0', 'Ip1' and 'Ip2' control the charge pump current, to increase the bandwidth of the PLL, as shown in [Table 8](#).

**Table 8: Charge pump current control**

Ip2	Ip1	Ip0	Current ( $\mu\text{A}$ )
0	0	0	6.25
0	0	1	12.5
0	1	0	25
0	1	1	50
1	0	0	100
1	0	1	200
1	1	0	400
1	1	1	700

The default programmed value is as follows:

- Charge pump current = 700  $\mu\text{A}$
- Bits 'Up' and 'Do' are used for testing, normally they are set to logic 0
- Rising edge of CKREF: bit 'Edge' at logic 0
- COAST and HSYNC inputs are active HIGH: bits 'Vlevel' and 'Hlevel' at logic 0.

#### 9.1.5 VCO register

Bits 'Z2', 'Z1' and 'Z0' enable the internal resistance for the VCO filter to be selected.

Table 9: VCO register bits

Z2	Z1	Z0	Resistance (k $\Omega$ )
0	0	0	high-impedance
0	0	1	9
0	1	0	6.4
0	1	1	4.5
1	0	0	3.2
1	0	1	2.25
1	1	0	1.6
1	1	1	1.1

Bits 'Vco1' and 'Vco0' control the VCO gain.

Table 10: VCO gain control

Vco1	Vco0	VCO gain (MHz/V)	Pixel clock frequency range (MHz)
0	0	12	10 to 20
0	1	20	20 to 40
1	0	40	40 to 85
1	1	70	85 to 170

The default programmed value is as follows:

- Internal resistance = 2.25 k $\Omega$
- VCO gain = 70 MHz/V.

### 9.1.6 Divider register

This register controls the PLL frequency. Bits 'Di8' to 'Di0' are the LSB bits. The default programmed value is 0110 1001 1000 = 1688.

The MSB bits ('Di11', 'Di10' and 'Di9') and the LSB bit 'Di0' have to be programmed before bits 'Di8' to 'Di1' in order to have the required divider ratio. Bit 'Di0' is used for the parity divider number (Di0 = 0: even number; Di0 = 1: odd number). It should be noted that if the I<sup>2</sup>C-bus programming is done in mode 1 and the bit 'Di0' has to be toggled, then the registers have to be loaded twice to update the divider ratio.

### 9.1.7 Phase register

Bit 'Ckext' is logic 0 when the PLL clock is used, and logic 1 when the external clock is used.

Bit 'Ckrs' is logic 1 when the synchronization is done with CKREF (see [Figure 3](#)).

Bits 'P4' to 'P0' are used to program the phase shift for the clock pixel.

Table 11: Phase registers bits

P4	P3	P2	P1	P0	Phase shift (deg)
0	0	0	0	0	0
0	0	0	0	1	11.25
...	...	...	...	...	...
1	1	1	1	0	337.5
1	1	1	1	1	348.75

The default programmed value is as follows:

- No external clock: bit 'Ckext' is logic 0
- Phase shift for CKDATA is 0 degrees.

### 9.1.8 DEMUX register

The default programming is:

- Outputs forced to logic 0 during CLP and HSYNC pulses: bit 'Blk' = 1
- CKREFO with positive polarity: bit 'Ckrp' = 0
- CKDATA not reversed: bit 'Ckdp' = 0
- CKDATA not delayed: bit 'Ckdd' = 0
- De-multiplexed outputs: bit 'Dmx' = 1
- Interleaved outputs: bit 'Shift' = 1
- Odd pixels on port A: bit 'Odda' = 1.

### 9.1.9 Power-down mode

- When the supply is completely switched off, the registers are set to their default values; in that event they have to be reprogrammed if the required settings are different (e.g. through an EEPROM)
- When the device is in Power-down mode (pin PD = HIGH), the previously programmed register values remain unaffected.

## 9.2 I<sup>2</sup>C-bus protocol

Table 12: Register format

A6	A5	A4	A3	A2	A1	A0	RW
1	0	0	1	1	A2	A1	0

The address of the circuit for the I<sup>2</sup>C-bus is 1001 1XX0.

Bits 'A1' and 'A0' are fixed by the potential on pins A2 and A1. Bit 'RW' must always be equal to logic 0 because it is not possible to read the data in the register. The timing and protocol for the I<sup>2</sup>C-bus are standard. Two sequences are available; see [Table 13](#) and [14](#).

**Table 13: Address sequence for mode 0**

S = START condition, A = acknowledge bit (generated by the device) and P = STOP condition.

S	IC ADDRESS	A	SUBADDRESS REGISTER1	A	DATA REGISTER1 (see Table 4)	A	SUBADDRESS REGISTER2	A	...	P
---	------------	---	----------------------	---	---------------------------------	---	----------------------	---	-----	---

**Table 14: Address sequence for mode 1**

S = START condition, A = acknowledge bit (generated by the device) and P = STOP condition.

S	IC ADDRESS	A	SUBADDRESS XX11 1111	A	DATA REGISTER1 (see Table 4)	A	DATA REGISTER2	A	...	P
---	------------	---	----------------------	---	---------------------------------	---	----------------	---	-----	---

### 9.3 3W-bus protocol

For the 3W-bus, the first byte refers to the register address which is programmed. The second byte refers to the data to be sent to the chosen register (see Table 4).

Using a 3W-bus interface, an indefinite number of ICs can operate on the same system. Pin SEN is used to validate the circuits.




Fig 9. 3W-bus protocol.

## 10. Limiting values

**Table 15: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CCA}$	analog supply voltage		-0.3	+7.0	V
$V_{DDD}$	logic supply voltage		-0.3	+7.0	V
$V_{CCD}$	digital supply voltage		-0.3	+7.0	V
$V_{CCO}$	output stages supply voltage		-0.3	+7.0	V

**Table 15: Limiting values...continued**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$\Delta V_{CC}$	supply voltage differences				
	$V_{CCA} - V_{CCD}$		-1.0	+1.0	V
	$V_{CCO} - V_{CCD}$		-1.0	+1.0	V
	$V_{CCO} - V_{DDD}$		-1.0	+1.0	V
	$V_{CCA} - V_{DDD}$		-1.0	+1.0	V
	$V_{CCD} - V_{DDD}$		-1.0	+1.0	V
$V_{i(RGB)}$	RGB input voltage range	referenced to AGND	-0.3	+7.0	V
$I_o$	output current		-	10	mA
$T_{stg}$	storage temperature		-55	+150	°C
$T_{amb}$	ambient temperature		0	70	°C
$T_j$	junction temperature		-	150	°C

## 11. Thermal characteristics

**Table 16: Typical thermal characteristics**

Symbol	Parameter	Conditions	Value	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	30	K/W

## 12. Characteristics

**Table 17: Characteristics**

$V_{CCA} = 4.75\text{ V to }5.25\text{ V}$  (referenced to AGND);  $V_{CCD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to DGND);  $V_{DDD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to V<sub>SSD</sub>);  $V_{CCO} = 4.75\text{ V to }5.25\text{ V}$  (referenced to OGND); AGND, DGND, OGND and V<sub>SS</sub> connected together;  $T_{amb} = 0\text{ to }70\text{ °C}$ ; typical values measured at  $V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$  and  $T_{amb} = 25\text{ °C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
$V_{CCA(PLL)}$ , $V_{CCA(R)}$ , $V_{CCA(G)}$ , $V_{CCA(B)}$	analog supply voltage for PLL and the RGB channels		4.75	5.0	5.25	V
$V_{DDD}$	logic supply voltage for I <sup>2</sup> C-bus and 3W-bus		4.75	5.0	5.25	V
$V_{CCD}$	digital supply voltage		4.75	5.0	5.25	V
$V_{CCO(PLL)}$ , $V_{CCO(R)}$ , $V_{CCO(G)}$ , $V_{CCO(B)}$	output stages supply voltage for PLL and the RGB channels		4.75	5.0	5.25	V
$I_{CCA(PLL)}$	analog PLL supply current		-	34	-	mA

**Table 17: Characteristics...continued**

$V_{CCA} = 4.75\text{ V to }5.25\text{ V}$  (referenced to AGND);  $V_{CCD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to DGND);  $V_{DDD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to VSSD);  $V_{CCO} = 4.75\text{ V to }5.25\text{ V}$  (referenced to OGND); AGND, DGND, OGND and VSS connected together;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$  and  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{CCA(R)}$ , $I_{CCA(G)}$ , $I_{CCA(B)}$	analog supply current for the RGB channels		–	135	–	mA
$I_{DDD}$	logic supply current for I <sup>2</sup> C-bus and 3W-bus		–	1	–	mA
$I_{CCD}$	digital supply current		–	95	–	mA
$I_{CCO(R)}$ , $I_{CCO(G)}$ , $I_{CCO(B)}$ , $I_{CCO(PLL)}$	output stages supply current for the RGB channels and PLL	sinusoidal input	–	80	–	mA
$\Delta V_{CC}$	supply voltage difference					
	$V_{CCA} - V_{CCD}$		–0.25	–	+0.25	V
	$V_{CCO} - V_{CCD}$		–0.25	–	+0.25	V
	$V_{CCO} - V_{DDD}$		–0.25	–	+0.25	V
	$V_{CCA} - V_{DDD}$		–0.25	–	+0.25	V
	$V_{CCD} - V_{DDD}$		–0.25	–	+0.25	V
	$V_{CCA} - V_{CCO}$		–0.25	–	+0.25	V
$P_{tot}$	total power dissipation	sinusoidal input	–	1.5	–	W
$P_{pd}$	power dissipation in Power-down mode		–	55	–	mW
<b>R, G and B amplifiers</b>						
B	bandwidth	–3 dB; $T_{amb} = 25\text{ }^{\circ}\text{C}$	250	–	–	MHz
$t_{set(ADC+AGC)}$	settling time of the block ADC + AGC	full-scale (black to white) transition; input signal settling time <1 ns; settling to within 2 LSB	–	4	–	ns
$G_{COARSE}$	coarse gain range	minimum coarse gain; code = 32	–	–1.67	–	dB
		maximum coarse gain; code = 99	–	8	–	dB
$G_{FINE}$	fine gain correction range	minimum fine input code = 0	–	0	–	dB
		maximum fine input code = 31	–	–0.5	–	dB
$\Delta G_{amp}/\Delta T$	amplifier gain stability variation with temperature	$V_{ref}$ with 100 ppm/ $^{\circ}\text{C}$ maximum variation	–	325	–	ppm/ $^{\circ}\text{C}$
$I_{GC}$	gain current		–	±20	–	μA
$t_{stab}$	amplifier gain adjustment speed from minimum to maximum gain	HSYNC active; capacitors on pins 8, 16 and 24 are 22 nF	–	25	–	mdB/μs
$V_{ref}$	amplifier reference voltage		–	2.5	–	V



**Table 17: Characteristics...continued**

$V_{CCA} = 4.75\text{ V to }5.25\text{ V}$  (referenced to AGND);  $V_{CCD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to DGND);  $V_{DDD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to VSSD);  $V_{CCO} = 4.75\text{ V to }5.25\text{ V}$  (referenced to OGND); AGND, DGND, OGND and VSS connected together;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$  and  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{ref}$	amplifier reference voltage current		–	50	–	$\mu\text{A}$
$V_{i(p-p)}$	input voltage (peak-to-peak value)	corresponding to full-scale input at high gain	–	0.4	–	V
		corresponding to full-scale output at low gain	–	–	1.212	V
$C_i$	input capacitance		–	10	–	pF
$G_{E(rms)}$	channel-to-channel gain matching (RMS value)	maximum coarse gain; $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	1	–	%
		minimum coarse gain; $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	5	–	%
<b>Clamps</b>						
$P_{CLP}$	precision	maximum black level noise on RGB channels = 10 mV; $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	0.5	–	LSB
$t_{W(CL P)}$	clamp pulse width		500	–	2000	ns
$CLP_E$	channel-to-channel clamp matching		–	0.5	–	LSB
$A_{off}$	code clamp reference	clamp register input code = 0	–	–63.5	–	LSB
		clamp register input code = 255	–	+64	–	LSB
		clamp register input code = 256	–	+120	–	LSB
		clamp register input code = 287	–	+135.5	–	LSB
<b>Phase-locked loop (PLL)</b>						
$j_{PLL(max)(p-p)}$	long term PLL phase jitter (peak-to-peak value)	$f_{clk} = 170\text{ MHz}$	–	360	–	ps
DR	divider ratio		100	–	4095	–
$f_{ref}$	reference clock frequency		15	–	150	kHz
$f_{PLL}$	output clock frequency		10	–	170	MHz
$\Delta\Phi_{step}$	phase drift <sup>[1]</sup>	standard at 160 Msp/s	–	–	2	step
$\Phi_{step}$	phase shift step	$T_{amb} = 25\text{ }^{\circ}\text{C}$	–	11.25	–	deg
<b>ADCs</b>						
$f_s$	maximum sampling frequency		170	–	–	MHz
INL	DC integral non-linearity	from IC analog input to digital output; sinusoidal input; $f_{clk} = 170\text{ MHz}$	–	$\pm 0.5$	$\pm 1.5$	LSB
DNL	DC differential non-linearity	from IC analog input to digital output; sinusoidal input; $f_{clk} = 170\text{ MHz}$	–	$\pm 0.4$	$\pm 1$	LSB

**Table 17: Characteristics...continued**

$V_{CCA} = 4.75\text{ V to }5.25\text{ V}$  (referenced to AGND);  $V_{CCD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to DGND);  $V_{DDD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to VSSD);  $V_{CCO} = 4.75\text{ V to }5.25\text{ V}$  (referenced to OGND); AGND, DGND, OGND and VSS connected together;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$  and  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ENOB <sup>[2]</sup>	effective number of bits		–	7.4	–	bits
<b>Signal-to-noise ratio</b>						
S/N	signal-to-noise ratio	$f_{clk} = 170\text{ MHz}$	–	46	–	dB
<b>Spurious free dynamic range</b>						
SFDR	spurious free dynamic range	$f_{clk} = 170\text{ MHz}$	–	57	–	dB
<b>Clock timing output (CKDATA)</b>						
$\eta_{ext}$	ADC clock duty factor		45	50	55	%
$f_{clk(max)}$	maximum clock frequency		–	–	170	MHz
<b>Clock timing input (CKEXT)</b>						
$f_{clk(max)}$	maximum clock frequency		–	–	170	MHz
$t_{CPH}$	clock pulse width HIGH		2.5	–	–	ns
$t_{CPL}$	clock pulse width LOW		2.5	–	–	ns
<b>Data timing<sup>[3]</sup></b>						
$t_{d(s)}$	sampling delay time	all times referenced to 50% of the rising edge of CKDATA; see Figure 10	–	–7.5	–	ns
$t_{su(d)(o)}$	output data set-up time		–	–7	–	ns
$t_{h(o)}$	output hold time		–	1	–	ns
<b>3-state output delay time</b>						
$t_{dZH}$	output enable HIGH		–	15	–	ns
$t_{dZL}$	output enable LOW		–	18	–	ns
$t_{dHZ}$	output disable HIGH		–	13	–	ns
$t_{dLZ}$	output disable LOW		–	10	–	ns
<b>Data and sync outputs</b>						
$V_{OL}$	LOW-level output voltage	$I_o = 1\text{ mA}$	–	–	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_o = 1\text{ mA}$	2.4	–	–	V
$I_{OL}$	LOW-level output current	$V_{OL} = 0.2\text{ V}$	–	0.2	–	mA
$I_{OH}$	HIGH-level output current	$V_{OH} = 3.4\text{ V}$	–	0.3	–	mA
$C_L$	load capacitance		–	10	–	pF
<b>TTL digital inputs (CKREF, COAST, INV, HSYNC, CLP, PD, DIS, I<sup>2</sup>C/3W, OE, CKEXT)</b>						
$V_{IL}$	LOW-level input voltage		–	–	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	–	–	V
$I_{IL}$	LOW-level input current		–	400	–	$\mu\text{A}$
$I_{IH}$	HIGH-level input current		–	35	–	$\mu\text{A}$
$Z_i$	input impedance		–	tbF	–	k $\Omega$
$C_i$	input capacitance		–	tbF	–	pF
<b>Sync on green input</b>						
$V_{sync(G)}$	sync on green pulse amplitude <sup>[4]</sup>	Stlevel = 0; see Figure 5	300	–	600	mV
		Stlevel = 1; see Figure 5	150	–	300	mV

**Table 17: Characteristics...***continued*

$V_{CCA} = 4.75\text{ V to }5.25\text{ V}$  (referenced to AGND);  $V_{CCD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to DGND);  $V_{DDD} = 4.75\text{ V to }5.25\text{ V}$  (referenced to VSSD);  $V_{CCO} = 4.75\text{ V to }5.25\text{ V}$  (referenced to OGND); AGND, DGND, OGND and VSS connected together;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$  and  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>3W-bus</b>						
$t_{rst}$	reset time of the chip before 3-wire communication		–	600	–	ns
$t_{su}$	data set-up time for 3-wire communication		–	100	–	ns
$t_h$	data hold time for 3-wire communication		–	100	–	ns
<b>I<sup>2</sup>C-bus<sup>[5]</sup></b>						
$V_{IL}$	LOW-level input voltage	for SCL and SDA	–	–	$0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage	for SCL and SDA; $V_{PU} = 5\text{ V}$	3	–	–	V
		for SCL and SDA; $V_{PU} = 3\text{ V}$	$0.7V_{DD}$	–	–	
$f_{SCL}$	clock frequency		0	–	100	kHz
$t_{BUF}$	time the bus must be free before new transmission can start		4.7	–	–	$\mu\text{s}$
$t_{HD;STA}$	start condition hold time		4.0	–	–	$\mu\text{s}$
$t_{SU;STA}$	start condition set-up time	repeated start	4.7	–	–	$\mu\text{s}$
$t_{LOW}$	LOW-level clock period		4.7	–	–	$\mu\text{s}$
$t_{HIGH}$	HIGH-level clock period		4.0	–	–	$\mu\text{s}$
$t_{SU;DAT}$	data set-up time		250	–	–	ns
$t_{HD;DAT}$	data hold time		0	–	–	ns
$t_r$	SDA and SCL rise time	$f_{SCL} = 100\text{ kHz}$	–	–	1.0	$\mu\text{s}$
$t_f$	SDA and SCL fall time	$f_{SCL} = 100\text{ kHz}$	–	–	300	ns
$t_{SU;STO}$	stop condition set-up time		4.0	–	–	$\mu\text{s}$
$C_b$	bus line capacitive loading		–	–	400	pF

[1] From 25 to 70 °C, the edge of the clock CKDATA has a shift of 1 phase compared to CKREF.

[2] Effective bits are obtained from a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half clock frequency (NYQUIST frequency). Conversion-to-noise ratio:  $S/N = EB \times 6.02 + 1.76\text{ dB}$ .

[3] Output data acquisition: the output data is available after the maximum sampling delay time  $t_{d(s)}$ . All the timings are given for a 10 pF capacitive load.

[4] Pulse relative to the blank level.


[5] The I<sup>2</sup>C-bus timings are given for use of the bus at a frequency of 100 kbit/s (100 kHz). This bus could be used at a frequency of 400 kbit/s (400 kHz).

**Table 18: Examples of PLL settings and performance**


$V_{CCA} = V_{DDD} = V_{CCD} = V_{CCO} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .

Video standards	$f_{ref}$ (kHz)	$f_{clk}$ (MHz)	N	$K_O$ (MHz/V)	$C_Z$ (nF)	$C_P$ (nF)	$I_P$ ( $\mu\text{A}$ )	Z (k $\Omega$ )	Long-term time jitter <sup>[1]</sup>	
									RMS-value (ps)	peak-to-peak value (ps)
VGA: 640 × 480	31.469	25.175	800	20	68	0.15	200	4.5	242	1452
VESA: 800 × 600 (SVGA 72 Hz)	48.08	50	1040	40	68	0.15	700	1.6	225	1350
VESA: 1024 × 768 (XGA 75 Hz)	60.02	78.75	1312	40	68	0.15	400	4.5	120	720
VESA: 1280 × 1024 (SXGA 60 Hz)	63.98	108	1688	70	68	0.15	400	3.2	98	588
VESA: 1280 × 1024 (SXGA 75 Hz)	80.00	135	1688	70	68	0.15	400	4.5	70	420
VESA: 1600 × 1200 (UXGA 60 Hz)	75.00	162	2160	70	68	0.15	400	4.5	65	390

[1] PLL long-term time jitter is measured at the end of the video line, where it is at its maximum.



**Fig 10. Data timing; Dmx = 0; n = even pixel.**



**Fig 11. Timing diagram; single port mode; Dmx = 0, Ckdd = 0, Ckdp = 0; n = even pixel.**




Fig 12. Timing diagram; dual port mode, interleaved outputs, even pixels on port A; Dmx = 1, Shift = 1, Odda = 0, Ckdd = 0, Ckdp = 0; n = even pixel.




Fig 13. Timing diagram; dual port mode, interleaved outputs, odd pixels on port A; Dmx = 1, Shift = 1, Odda = 1, Ckdd = 0, Ckdp = 0; n = even pixel.




Fig 14. Timing diagram; dual port mode, synchronized outputs, even pixels on port A;  $Dmx = 1$ ,  $Shift = 0$ ,  $Odda = 0$ ,  $Ckdd = 0$ ,  $Ckdp = 0$ ;  $n = \text{even pixel}$ .





Fig 15. Timing diagram; dual port mode, synchronized outputs, odd pixels on port A;  $Dmx = 1$ ,  $Shift = 0$ ,  $Odda = 1$ ,  $Ckdd = 0$ ,  $Ckdp = 0$ ;  $n = \text{even pixel}$ .

### 13. Application information



For interfacing the 5 V digital outputs of TDA8757 to devices with 3 V compliant inputs, a resistor bridge (220 Ω in series, 820 Ω to ground) should be applied to each digital output.

Fig 16. Application diagram.

### 14. Package outline

HLQFP144: plastic thermal enhanced low profile quad flat package; 144 leads;  
body 20 x 20 x 1.4 mm; exposed die pad

SOT612-1




Fig 17. Package outline.



## 15. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

## 16. Soldering

### 16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 220 °C for thick/large packages, and below 235 °C small/thin packages.

### 16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### 16.5 Package related soldering information

**Table 19: Suitability of surface mount IC packages for wave and reflow soldering methods**

Package	Soldering method	
	Wave	Reflow <sup>[1]</sup>
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable <sup>[2]</sup>	suitable
PLCC <sup>[3]</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>[3][4]</sup>	suitable
SSOP, TSSOP, VSO	not recommended <sup>[5]</sup>	suitable

- [1] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.
- [2] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [3] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [4] Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [5] Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

## 17. Revision history

Table 20: Revision history

Rev	Date	CPCN	Description
07	20020228	-	Preliminary data (9397 750 09457); seventh version

## 18. Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

## 19. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 20. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 21. Licenses

### Purchase of Philips I<sup>2</sup>C components



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com).

Fax: +31 40 27 24825

## Contents

<b>1</b>	<b>General description</b> .....	2	<b>20</b>	<b>Disclaimers</b> .....	36
<b>2</b>	<b>Features</b> .....	2	<b>21</b>	<b>Licenses</b> .....	36
<b>3</b>	<b>Applications</b> .....	2			
<b>4</b>	<b>Quick reference data</b> .....	3			
<b>5</b>	<b>Ordering information</b> .....	4			
<b>6</b>	<b>Block diagram</b> .....	4			
<b>7</b>	<b>Pinning information</b> .....	7			
7.1	Pinning .....	7			
7.2	Pin description .....	7			
<b>8</b>	<b>Functional description</b> .....	11			
8.1	Analog video inputs .....	11			
8.2	Clamps .....	12			
8.2.1	Variable gain amplifiers .....	13			
8.2.2	Important recommendations .....	13			
8.2.3	ADCs .....	14			
8.2.4	Data outputs .....	14			
8.2.5	PLL .....	14			
<b>9</b>	<b>I<sup>2</sup>C-bus and 3W-bus interfaces</b> .....	17			
9.1	Register definitions .....	17			
9.1.1	Subaddress .....	17			
9.1.2	Offset register .....	17			
9.1.3	Coarse and Fine registers .....	18			
9.1.4	Control register .....	19			
9.1.5	VCO register .....	19			
9.1.6	Divider register .....	20			
9.1.7	Phase register .....	20			
9.1.8	DEMUX register .....	21			
9.1.9	Power-down mode .....	21			
9.2	I <sup>2</sup> C-bus protocol .....	21			
9.3	3W-bus protocol .....	22			
<b>10</b>	<b>Limiting values</b> .....	22			
<b>11</b>	<b>Thermal characteristics</b> .....	23			
<b>12</b>	<b>Characteristics</b> .....	23			
<b>13</b>	<b>Application information</b> .....	31			
<b>14</b>	<b>Package outline</b> .....	32			
<b>15</b>	<b>Handling information</b> .....	33			
<b>16</b>	<b>Soldering</b> .....	33			
16.1	Introduction to soldering surface mount packages .....	33			
16.2	Reflow soldering .....	33			
16.3	Wave soldering .....	33			
16.4	Manual soldering .....	34			
16.5	Package related soldering information .....	34			
<b>17</b>	<b>Revision history</b> .....	35			
<b>18</b>	<b>Data sheet status</b> .....	36			
<b>19</b>	<b>Definitions</b> .....	36			



# PHILIPS

*Let's make things better.*