32-Bit Proprietary Microcontroller cmos

FR60 MB91301 Series

MB91302A/V301A

■ DESCRIPTION

The MB91301 series are a line of microcontrollers based on a 32-bit RISC CPU core (FR family), incorporating a variety of I/O resources and a bus control mechanism for embedded control that requires the processing of a high-performance, fast CPU as well as an SDRAM interface that can connect SDRAM directly to the chip.

The large address space supported by the 32-bit CPU addressing means that operation is primarily based on external bus access although instruction cache memory of 4 Kbytes and RAM of 4 Kbytes (for data) are included for high-speed execution of CPU instructions.

The MB91302A and MB91V301A are FR60 products based on the FR30/40 CPU with enhanced bus access for higher speed operation. The device specifications include a D/A converter to facilitate motor control and are ideal for use in DVD players that support fly-by transfer.


■ FEATURES

The MB91301 series is a line of ICs with various programs embedded in internal ROM.

ROM variation Product name	Built-in the real time OS version	Built-in IPL (Internal Program Loader) version	User ROM version	Without ROM version
MB91302A	0	0	0	0

(Continued)

■ PACKAGES





1. FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- 68 MHz internal operating frequency (Max) [external (Max) 68 MHz] (when using PLL with base frequency (Max) = 17 MHz)
- General purpose registers : 32 bits×16
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications: Memory-to-memory transfer, bit manipulation, barrel shift etc.
- Instructions adapted for high-level languages: Function entry/exit instructions, multiple-register load/store instructions
- Easier assembler coding : Register interlock function
- Branch instructions with delay slots : Reduced overhead time in branch executions
- Built-in multiplier with instruction-level support

Signed 32-bit multiplication : 5 cycles Signed 16-bit multiplication : 3 cycles

• Interrupt (PC, PS save) : 6 cycles, 16 priority levels

2. Bus interface

- Operating frequency: Max 68 MHz (when using SDRAM)
- Full 24-bit address output (16 Mbytes memory space)
- 8-bit, 16-bit or 32-bit data input/output
- · Built-in pre-fetch buffer
- Unused data and address pins can be used as general-purpose input/output ports.
- Eight fully independent chip select outputs, can be set in minimum 64 Kbytes units.
- · Supports the following memory interfaces

Asynchronous SRAM, asynchronous ROM/Flash

Page mode ROM/Flash ROM (selectable page size = 1, 2, 4, or 8)

Burst mode ROM/Flash ROM (MBM29BL160D/161D/162D)

- SDRAM (FCRAM Type, CAS Latency 1 to 8, 2/4 bank products.)
- Address/Data multiplex bus (only 8/16-bit width)
- Basic bus cycle: 2 cycles
- Automatic wait cycle generation function can insert wait cycles, independently programmable for each memory area.
- · RDY input for external wait cycles
- Endian setting of byte ordering (Big/Little)
 CSO area only for big endian
- Prohibition setting of write (only for Read)
- Permission/prohibition setting of fetch into built-in cache
- Permission/prohibition setting of prefetch function
- DMA supports fly-by transfer with independent I/O wait control
- External bus arbitration can be used using BRQ and BGRNT.

3. Built-in memory

- 4 Kbytes DATA RAM
- 4 Kbytes RAM (MB91302A)

4. Instruction cache

- Size: 4 Kbytes
- 2-way set associative
- 128 blocks/way, 4 entries/block
- Lock function enables program code to be made cache-resident
- · Areas not used for instruction cache can be used as instruction RAM

5. DMAC (DMA Controller)

- 5-channel (2-channel external-to-external)
- 3 transfer triggers: External pin, internal peripheral, software
- Capable of selecting an internal peripheral as a transfer source freely for each channel
- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes: Demand transfer, burst transfer, step transfer, or block transfer
- Supports fly-by transfer (between external I/O and memory)
- Selectable transfer data size: 8, 16, or 32-bit

6. Bit search module

• Searches words from MSB for position of first 1/0 bit value change

7. Reload Timers

- 16-bit timer : 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

8. UART

- Full duplex, double buffer UART
- Independent 3 channels
- Data length: 7 bits to 9 bits (without parity), 6 bits to 8 bits (with parity)
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable Multi-processor mode
- Built-in 16-bit timer (U-TIMER) as a baud rate generator to generate arbitrary baud rates
- External clock can be used as transfer clock
- Variety of error detection functions (parity, frame, overrun)

9. Interrupt controller

- External interrupt input: 1 non-maskable interrupt pin and 8 normal interrupt pins (INT0 to INT7)
- Internal internal resources: UART, DMAC, A/D, U-TIMER, Delay interrupt, I2C, Free-run timer, Input capture
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt

10. A/D converter

- 10-bit resolution, 4 channels
- Successive approximation type, conversion time: 4.1 µs at 34 MHz
- · Built-in sample and hold circuit
- Conversion modes: Single conversion mode, scan conversion mode and repeat conversion mode selectable
- Conversion triggers: Software, external trigger and built-in timer selectable

11. I²C* interface

- Internal 2-channels master/slave transmit/receive
- Internal arbitration function, clock synch function

12. Free-run timer

• 16 bit: 1channel

(Continued)

13. Input capture

• 4 channels

14. Other interval timers

• 16-bit timer: 3 channels (U-TIMER)

PPG timer: 4 channelsWatchdog timer: 1 channel

15. Other features

• Reset resources : watchdog timer/software reset/external reset (INIT pin)

• Power-saving modes : Stop mode, sleep mode

Clock control

Gear function: Allows arbitrary different operating clock frequencies to be set for the CPU and peripherals. You can select one of the 16 gear clock factors of 1/1 to 1/16. PLL multiplication can also be selected. Note, however, that peripherals operate at a maximum of 34 MHz.

• CMOS technology : 0.25 μm

• Power supply (analog power supply): 3.3 V \pm 0.3 V (internal regulator used)

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP


	MB91302A	MB91V301A
Туре	Mask ROM product (for volume production)	Evaluation version (For evaluation and develop- ment)
RAM	4 Kbytes (only for data)	16 Kbytes (data 8 KB+8 KB)
ROM	4 Kbytes ROM has non-ROM model, the optimal real time OS internal model*1, and the IPL (Internal Program Loader) internal model*2 by adding the user ROM model.	8 Kbytes (RAM)
DSU	_	DSU4
Package	LQFP-144 (0.4 mm pitch)	PGA-179

^{*1 :} The Fujitsu product of real time OS REALOS/FR by conforming to the μITRON 3.0 is stored and optimized with the MB91302A.


^{*2 :} The ROM stores the IPL (Internal Program Loader) . Loading various programs can be executed from the external system by the internal UART/SIO. Using this function, for example, writing on board to the Flash memory connected to the external can be executed.

■ PIN ASSIGNMENTS

MB91302A



• MB91V301A



• MB91V301A Pin No. Table

- WID3	110017	TIT NO. Table								
No.	PIN	Pin Name	No.	PIN	Pin Name	No.	PIN	Pin Name		
1	E5	N.C.	31	B10	Vss	61	E15	A07		
2	C3	P13/D11	32	C10	Vcc	62	G12	Vss		
3	C4	Vss	33	A11	P80/RDY	63	G13	Vcc		
4	В3	Vcc	34	B11	P81/BGRNT	64	G14	A08		
5	A1	P14/D12	35	D10	P82/BRQ	65	F15	A09		
6	D5	P15/D13	36	C11	RD	66	G15	A10		
7	A2	P16/D14	37	A12	DQMUU/WR0 (UUB)	67	H14	A11		
8	C5	P17/D15	38	B12	P85/DQMUL/WR1 (ULB)	68	H12	A12		
9	B4	Vss	39	A13	P86/DQMLU/WR2 (LUB)	69	H13	A13		
10	А3	Vcc	40	D11	P87/DQMLL/WR3 (LLB)	70	H15	A14		
11	D6	P20/D16	41	C12	Vss	71	J15	A15		
12	C6	P21/D17	42	B13	Vcc	72	J14	Vss		
13	B5	P22/D18	43	A14	P90/SYSCLK	73	J13	Vcc		
14	B6	P23/D19	44	B14	P91/MCLKE	74	J12	P60/A16		
15	A4	P24/D20	45	D12	P92/MCLK	75	K15	P61/A17		
16	A5	P25/D21	46	E11	P93	76	K14	P62/A18		
17	D7	P26/D22	47	C13	Vss	77	K13	P63/A19		
18	C7	P27/D23	48	D13	Vcc	78	L15	SDA0/P64/A20		
19	B7	Vss	49	C14	P94/SRAS/LBA/AS	79	L14	SCL0/P65/A21		
20	A6	Vcc	50	A15	P95/SCAS/BAA	80	K12	SDA1/P66/A22		
21	A7	D24	51	E12	P96/SWE/WR	81	L13	SCL1/P67/A23		
22	B8	D25	52	B15	Vss	82	M15	Vcc		
23	D8	D26	53	E13	Vcc	83	M14	Vcc		
24	C8	D27	54	D14	A00	84	N15	EWR3		
25	A8	Vss	55	C15	A01	85	L12	EWR2		
26	A9	Vcc	56	F12	A02	86	M13	EWR1		
27	B9	D28	57	F13	A03	87	N14	EWR0		
28	C9	D29	58	E14	A04	88	P15	ECS		
29	D9	D30	59	F14	A05	89	P14	EMRAM		
30	A10	D31	60	D15	A06	90	M12	ICD3		

No.	PIN	Pin Name	No.	PIN	Pin Name	No.	PIN	Pin Name
91	L11	ICD2	121	P6	SOT0/PJ1	151	L1	Vcc
92	N13	ICD1	122	N6	SCK0/PJ2	152	J4	ĪNIT
93	N12	ICD0	123	R5	SIN1/PJ3	153	J3	NMI
94	P13	Vss	124	P5	SOT1/PJ4	154	J2	Vss
95	R15	Vcc	125	M6	SCK1/PJ5	155	K1	Vcc
96	M11	BREAK	126	N5	PPG0/PJ6	156	J1	CS0/PA0
97	R14	ICLK	127	R4	TRG0/PJ7	157	H2	CS1/PA1
98	N11	ICS2	128	P4	TIN0/PH0	158	H4	CS2/PA2
99	P12	ICS1	129	R3	TIN1/PPG3/PH1	159	НЗ	CS3/PA3
100	R13	ICS0	130	M5	TIN2/TRG3/PH2	160	H1	CS4/TRG2/PA4
101	M10	TRST	131	N4	Vss	161	G1	CS5/PPG2/PA5
102	N10	С	132	P3	С	162	G2	CS6/PA6
103	P11	AVcc	133	R2	DREQ0/PB0	163	G3	CS7/PA7
104	P10	AVRH	134	P2	DACK0/PB1	164	G4	Vss
105	R12	AVR	135	M4	DEOP0/PB2	165	F1	Vcc
106	R11	AN3	136	L5	DREQ1/PB3	166	F2	D00/P00
107	M9	AN2	137	N3	DACK1/TRG1/PB4	167	F3	D01/P01
108	N9	AN1	138	М3	DEOP1/PPG1/PB5	168	E1	D02/P02
109	P9	AN0	139	N2	IOWR/PB6	169	E2	D03/P03
110	R10	AVss/AVRL	140	R1	ĪORD/PB7	170	F4	Vss
111	R9	INT0/PG0/ICU0	141	L4	Vcc	171	E3	Vcc
112	P8	INT1/PG1/ICU1	142	P1	Vss	172	D1	D04/P04
113	M8	INT2/PG2/ICU2	143	L3	X0	173	D2	D05/P05
114	N8	INT3/PG3/ICU3	144	M2	X1	174	C1	D06/P06
115	R8	INT4/ATG/PG4/FRCK	145	N1	Vss	175	E4	D07/P07
116	R7	INT5/SIN2/PG5	146	K4	Vcc	176	D3	Vss
117	P7	INT6/SOT2/PG6	147	K3	MD0	177	C2	Vcc
118	N7	INT7/SCK2/PG7	148	L2	MD1	178	B1	D08/P10
119	M7	Vcc	149	K2	MD2	179	B2	D09/P11
120	R6	SIN0/PJ0	150	M1	Vcc	180	D4	D10/P12

■ PIN DESCRIPTIONS

• Except for Power supply, GND, and Tool pins

Pir	n no.	Pin name	I/O circuit	Function	
MB91302A	MB91V301A	Pin name	type	Function	
132 to 139	166 to 169,	D00 to D07	J	External data bus bits 0 to 7. It is available in the external bus mode.	
132 10 139	172 to 175	P00 to P07	3	Can be used as ports in 8-bit or 16-bit external bus mode.	
142 to 144,	178 to 180, 2,	D08 to D15		External data bus bits 8 to 15. It is available in the external bus mode.	
1 to 5	5 to 8	P10 to P17	J	Can be used as ports in 8-bit or 16-bit external bus mode.	
8 to 15	11 to 18	D16 to D23	J	External data bus bits 16 to 23. It is available in the external bus mode.	
		P20 to P27		Can be used as ports in 8-bit external bus mode.	
18 to 25	21 to 24, 27 to 30	D24 to D31	С	External data bus bits 24 to 31. It is available in the external bus mode.	
20	22	RDY		External ready input. The pin has this function when external ready input is enabled.	
28 33	33	P80	J	General purpose input/output port. The pin has this function when external ready input is disabled.	
29		BGRNT		Acknowledge output for external bus release. Outputs "L" when the external bus is released. The pin has this function when output is enabled.	
29	34	P81	J	General purpose input/output port. The pin has this function when output is disabled for external bus release acknowledge.	
20	35	BRQ		External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled.	
30	35	P82	J	General purpose input/output port. The pin has this function when the external bus release request input is disabled.	
31	36	RD	С	External bus read strobe output.	
32	37	WRO/ (UUB) / DQMUU	С	External bus write strobe output. When WR is used as the write strobe, this becomes the byte-enable pin (UUB). Select signal (DQMUU) of D31 to D24 at using of SDRAM.	

Pir	n no.	Din nome	I/O circuit	Function
MB91302A	MB91V301A	Pin name	type	Function
33	38	WR1/ (ULB) / DQMUL	J	External bus write strobe output. The pin has this function when WR1 output is enabled. When WR is used as the write strobe, this becomes the byteenable pin (ULB). Select signal (DQMUL) of D23 to D16 at using of SDRAM.
		P85		General purpose input/output port. The pin has this function when the external bus write-enable output is disabled.
34	39	WR2/ (LUB) / DQMLU	J	External bus write strobe output. The pin has this function when WR2 output is enabled. When WR is used as the write strobe, this becomes the byteenable pin (LUB). Select signal (DQMLU) of D08 to D05 at using of SDRAM.
		P86		General purpose input/output port. The pin has this function when the external bus write-enable output is disabled.
35 4	40	WR3/ (LLB) / DQMLL	J	External bus write strobe output. The pin has this function when WR3 output is enabled. When WR is used as the write strobe, this becomes the byteenable pin (LLB). Select signal (DQMLL) of D07 to D00 at using of SDRAM.
		P87		General purpose input/output port. The pin has this functions when the external bus write-enable output is disabled.
36	43	SYSCLK	С	System clock output. The pin has this function when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)
		P90		General purpose input/output port. The pin has this function when system clock output is disabled.
		MCLKE		Clock enable signal for memory.
37	40	P91	J	General purpose input/output port. The pin has this function when clock enable output is disabled.
38	45	MCLK	С	Memory clock output. The pin has this function when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)
		P92		General purpose input/output port. The pin has this function when memory clock output is disabled.
39	46	P93	С	General purpose input/output port.

Pin no.		Pin name	I/O circuit	Function
MB91302A	MB91V301A		type	
		ĀS		Address strobe output. The pin has this function when ASE bit of port function register 9 is enabled "1".
40	49	LBA	J	Address strobe output for burst flash ROM. The pin has this function when ASE bit of port function register 9 is enabled "1".
40	49	SRAS	J	RAS single for SDRAM. This pin has this function when ASE bit of port function register 9 is enabled "1".
		P94		General purpose input/output port. The pin has this function when \overline{ASE} bit of port function register 9 is "0" general purpose port.
		BAA		Address advance output for burst Flash ROM. The pin has this function when BAAE bit of port function register (PFR9) is enabled.
41	50	SCAS	J	CAS signal for SDRAM. This pin has this function when BAAE bit of port function register (PFR9) is enabled.
		P95		General purpose input/output port. The pin has this function when BAAE bit of port function register is general purpose port.
		WR		Memory write strobe output. This pin has this function when WRXE bit of port function register is enabled.
42	51	SWE	J	Write output for SDRAM. This pin has this function when WRXE bit of port function register is enabled.
		P96		General purpose input/output port. This pin has this function when WRXE bit of port function register is general purpose port.
45 to 52	54 to 61	A00 to A07	С	External address bits 0 to 7.
55 to 62	64 to 71	A08 to A15	С	External address bits 8 to 15.
64 to 67	74 to 77	A16 to A19	J	External address bits 16 to 19. It is available in external bus mode.
04 10 07	171011	P60 to P63	U	Can be used as ports when external address bus is not used.

Pir	n no.	Pin name	I/O circuit	Function
MB91302A	MB91V301A	Pin name	type	Function
		SDA0		Data input pin for I ² C bus function. This function is enable when typical operation of I ² C is enable. The port output must remains off unless intentionally turned on. (Open drain output) (This function is only for MB91302A, MB91V301A.)
68	78	A20	Т	External address bus bit 20. This function is enable during prohibited I ² C operation and using external bus.
		P64		General-purpose I/O port. This function is enable during prohibited I ² C and nonused external address bus.
	SCL0		CLK input pin for I ² C bus function. This function is enable when typical operation of I ² C is enable. The port output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.)	
69	79	A21	Т	External address bus bit 21. This function is enable during prohibited I ² C operation and using external bus.
		P65		General-purpose I/O port. This function is enable during prohibited I ² C and nonused external address bus.
		SDA1		DATA input pin for I ² C bus function. This function is enable when typical operation of I ² C is enable. The output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.)
70	80	A22	Т	External address bus bit 20. This function is enable during prohibited I ² C operation and using external bus.
		P66		General-purpose I/O port. This function is enable during prohibited I ² C and nonused external address bus.

Pir	n no.	Din nama	I/O circuit	Function
MB91302A	MB91V301A	Pin name	type	Function
		SCL1		CLK input pin for I ² C bus function. This function is enable when typical operation of I ² C is enable. The port output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.)
71	81	A23	Т	External address bus bit 21. This function is enable during prohibited I ² C operation and using external bus.
		P67		General-purpose I/O port. This function is enable during prohibited I ² C operation and nonused external address bus.
76 to 79	106 to 109	AN3 to AN0	D	Analog input pin.
		INT0 to INT3		External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
81 to 84	111 to 114	PG0 to PG3	V	General purpose input/output ports.
		ICU0 to ICU3		Input capture input pins. These inputs are used continuously when selected as input capture inputs. In this case, do not output to these ports unless doing so intentionally.
		INT4	V	External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
85	115	ĀTG		External trigger input for A/D converter. This input is used continuously when selected as the A/D converter start trigger. In this case, do not output to this port unless doing so intentionally.
		PG4		General purpose input/output ports.
		FRCK		External clock input pin for free-run timer. This input is used continuously when selected as the external clock input pin for the free-run timer. In this case, do not output to this port unless doing so intentionally.
	116	INT5		External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
86		SIN2	V	UART2 data input pin. This input is used continuously when UART2 is performing input. In this case, do not output to this port unless doing so intentionally.
		PG5		General purpose input/output port.

Pir	n no.	D '	I/O circuit	
MB91302A	MB91V301A	Pin name	type	Function
87	117	INT6	V	External interrupt input. This input is used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
		SOT2		UART2 data output pin. The pin has this function when UART2 data output is enabled.
		PG6		General purpose input/output port.
88	118	INT7	V	External interrupt input. This input is used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
		SCK2		UART2 clock input/output pin. The pin has this function when UART2 clock output is enabled.
		PG7	-	General purpose input/output port.
90	120	SIN0	U	UART0 data input pin. This input is used continuously when UART0 is performing input. In this case, do not output to this port unless doing so intentionally.
		PJ0		General purpose input/output port.
91	121	SOT0	U	UART0 data output pin. The pin has this function when UART0 data output is enabled.
		PJ1		General purpose input/output port.
92	122	SCK0	U	UART0 clock input/output pin. The pin has this function when UART0 clock output is enabled.
		PJ2		General purpose input/output port.
93	123	SIN1	U	UART1 data input pin. This input is used continuously when UART1 is performing input. In this case, do not output to this port unless doing so intentionally.
		PJ3		General purpose input/output port.
94	124	SOT1	U	UART1 data output pin. The pin has this function when UART1 data output is enabled.
		PJ4		General purpose input/output port.
95	125	SCK1	U	UART1 clock input/output pin. The pin has this function when UART1 clock output is enabled.
		PJ5		General purpose input/output port.
96	126	PPG0	U	PPG timer output. This pin has this function when PPG0 output is enabled.
		PJ6		General purpose input/output port.

Pir	n no.	D'	I/O circuit	F
MB91302A	MB91V301A	Pin name	type	Function
97	97 127	TRG0	U	External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PJ7		General purpose input/output port.
98	128	TIN0	J	Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PH0		General purpose input/output port.
99	129	TIN1	J	Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PPG3		PPG timer output. The pin has this function when PPG3 output is enabled.
		PH1		General purpose input/output port.
		TIN2	J	Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
100	130	TRG3		External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PH2		General purpose input/output port.
103	133	DREQ0	J	External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally.
		PB0		General purpose input/output port.
104	104 134	DACK0	J	External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled.
		PB1		General purpose input/output port.
105	135	DEOP0	J	Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled.
		PB2		General purpose input/output port.

Pir	n no.	5.	I/O circuit	
MB91302A	MB91V301A	Pin name	type	Function
106	136	DREQ1	J	DMA External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally.
		PB3		General purpose input/output port. The pin has this function when completion output and stop input are disabled for DMA transfer.
		DACK1		External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled.
107	137	TRG1	J	External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PB4		General purpose input/output port.
100	108 138	DEOP1	J	Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled.
108		PPG1		PPG timer output. The pin has this function when PPG1 bit is enabled.
		PB5		General purpose input/output port.
109	139	IOWR		Write strobe output for DMA fly-by transfer. The pin has this function when outputting a write strobe for DMA fly-by transfer is enabled.
109	139	PB6	J	General purpose input/output port. The pin has this function when outputting a write strobe for DMA fly-by transfer is disabled.
440	440	ĪORD		Read strobe output for DMA fly-by transfer. The pin has this function when outputting a read strobe for DMA fly-by transfer is disabled.
110	140	PB7	J	General purpose input/output port. The pin has this function when outputting a write strobe for DMA fly-by transfer is disabled.
112	143	X0	А	Clock (oscillation) input.
113	144	X1	А	Clock (oscillation) output.
116 to 118	147 to 149	MD0 to MD2	G	Mode pins 0 to 2. The levels applied to these pins set the basic operating mode. Connect Vcc or Vss.
119	152	ĪNIT	В	External reset input (Reset to initialize settings) ("L" active)
120	053	NMI	М	NMI (Non Maskable Interrupt) input ("L" active)


(Continued) Pir	n no.	Din nama	I/O circuit	Firmation
MB91302A	MB91V301A	Pin name	type	Function
122	156	CS0	J	Chip select 0 output. The pin has this function when chip select 0 output is enabled.
122	130	PA0	3	General purpose input/output port. The pin has this function when chip select 0 output is disabled.
123	157	CS1	J	Chip select 1 output. The pin has this function when chip select 1 output is enabled.
120	107	PA1	0	General purpose input/output port. The pin has this function when chip select 1 output is disabled.
124	158	CS2	J	Chip select 2 output. The pin has this function when chip select 2 output are enabled.
124	130	PA2	3	General purpose input/output port. The pin has this function when chip select 2 output is disabled.
125	159	CS3	J	Chip select 3 output. The pin has this function when chip select 3 output are enabled.
125	159	PA3	J	General purpose input/output port. The pin has this function when chip select 3 output is disabled.
		CS4		Chip select 4 output. The pin has this function when chip select 4 output is enabled.
126	160	TRG2	J	External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
		PA4		General purpose input/output port. The pin has this function when chip select 4 output is disabled.
		CS5		Chip select 5 output. The pin has this function when chip select 5 output are enabled.
127	161	PPG2	J	PPG timer output. The pin has this function when PPG2 bit is enabled.
	P			General purpose input/output port. The pin has this function when chip select 5 output and PPG timer output are disabled.
128	128 162 <u>CS6</u> PA6		J	Chip select 6 output. The pin has this function when chip select 6 output is enabled.
120			3	General purpose input/output port. The pin has this function when chip select 6 output are disabled.
129	163	CS7	J	Chip select 7 output. The pin has this function when chip select 7 output are enabled.
129	103	PA7	J	General purpose input/output port. The pin has this function when chip select 7 output is disabled.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	Clock input X0 Standby control	Oscillation feedback resistance approx. 1 MΩ
В	P-ch P-ch N-ch Digital input	CMOS hysteresis input with pull-up resistor
С	Digital output N-ch Digital output Digital input Standby control	• CMOS level I/O with standby control • IoL = 4 mA
D	P-ch N-ch Analog input	Analog input With switch

Туре	Circuit	Remarks
G	P-ch N-ch Digital input	CMOS level output No standby control
J	Pull-up control P-ch Digital output N-ch Digital output Digital input Standby control	 With Pull-up control CMOS level I/O with standby control With Pull-up control IoL = 4 mA
К	Pull-up control P-ch Digital output Digital output Digital input Standby control	With Pull-up control CMOS level output CMOS level hysteresis input with standby control IoL = 4 mA
L	Pull-up control P-ch P-ch Digital output Digital input	With Pull-up control CMOS level output CMOS level hysteresis input no standby control IoL = 4 mA
М	N-ch Digital input	CMOS level hysteresis input no standby control (Continued)

Туре	Circuit	Remarks
N	P-ch Digital output N-ch Digital output	 Output buffer CMOS level output IoL = 4 mA
0	☐——W————— Digital input	•Input buffer •CMOS level input
Р	Digital input	 Input buffer with pull-down Pull-down resistor value = 25 kΩ approx. (Typ)
Q	P-ch W Digital input	•Input buffer with Pull-up
R	P-ch Digital output N-ch N-ch Digital output Digital input	 I/O buffer with pull-down CMOS level output IoL = 4 mA
S	P-ch Digital output N-ch Digital output Digital input	 I/O buffer CMOS level output IoL = 4 mA



■ HANDLING DEVICES

OMB91301 series

• Operation at start-up

Always apply a settings initialization (INIT) to the INIT pin immediately after turning on the power. Also, in order to provide a delay while the oscillator circuits stabilize immediately after start-up, maintain the "L" level input to the INIT pin for the required stabilization delay time. (The initialization processing (INIT) triggered by the INIT pin initializes the oscillation stabilization delay time to the minimum setting.)

• External clock input at start-up


At power-on start-up, always input a clock signal until the oscillation stabilization delay time is ended.

• Output indeterminate at power-on time

When the power is turned on, the output pin may remain indeterminate until the internal power supply becomes stable.


• Built-in DC/DC regulator

This device has a built-in regulator, requiring 3.3 V input to the Vcc pin and a bypass capacitor of approximately 4.7 μ F connected to the C pin for the regulator.



Note on use of the A/D converter

As the MB91301 series contains an A/D converter, be sure to supply power to AVcc at 3.3 V and insert a capacitor of at least $0.05 \,\mu\text{F}$ between the AVR pin and the AVss/AVRL pin.



Preventing Latchup

When CMOS integrated circuit devices are subjected to applied voltages higher than V_{CC} at input and output pins, or to voltages lower than V_{SS} , as well as when voltages in excess of rated levels are applied between V_{CC} and V_{SS} , a phenomenon known as latchup can occur. When a latchup condition occurs, the supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

• Power supply pins

Devices with multiple V_{CC} and V_{SS} supply pins are designed to prevent problems such as latchup occurring by providing internal connections between pins at the same potential. However, in order to reduce unwanted radiation, prevent abnormal operation of strobe signals due to a rise in ground level, and to maintain the total output current ratings, all such pins should always be connected externally to power supply or ground. Also, ensure that the impedance of the V_{CC} and V_{SS} connections to the power supply are as low as possible. In addition, it is recommended that a bypass capacitor of approximately $0.1\mu F$ be connected between V_{CC} and V_{SS} . Connect the capacitor close to the V_{CC} and V_{SS} pins.

Crystal oscillators

Noise in proximity to the X0 and X1 pins can cause abnormal operation in this device. Printed circuit boards should be designed so that the X0 and X1 pins, crystal (or ceramic) oscillator, and bypass capacitor connected to ground are placed as close together as possible.

Also, to ensure stable operation, it is strongly recommended that the printed circuit board art work be designed such that the X0 and X1 pins are surrounded by ground.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Treatment of NC and OPEN pins

Pins marked as "NC" or "OPEN" must be left open-circuit.

Treatment of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistors.


• Mode pins (MD0 to MD2)


These pins should be connected directly to V_{CC} or V_{SS} . To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC} or V_{SS} is as short as possible and the connection impedance is low.

• Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode) .

When operating at 12.5 MHz or less, the microcontroller can be used with the clock signal supplied only to pin X0. "Using an external clock (normal) and (12.5 MHz)" shows examples of how the MB91301 uses the external clock.





Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

Clock control block

For L-level input to the INIT pin, allow for the regulator settling time or oscillation settling time.

· Bit search module

The 0-detection, 1-detection, and transition-detection data registers (BSD0, BSD1, and BSDC) are only word-accessible.

• I/O port access

Byte access only for access to port

• Shared port function switching

To switch a pin that also serves as a port, use the port function register (PFR). Note, however, that bus pins are switched depending on external bus settings.

• D-bus memory

Do not set a code area in D-bus memory.

No instruction fetch is performed to the D-bus.

Instruction fetches to the D-bus area result in incorrect data interpreted as code, which can cause the micro-controller to lose control.

Do not set a data area in I-bus memory.

• I-bus memory

Do not set a stack area or vector table in I-bus memory.

It may cause a hang during EIT processing (including RETI).

Recovery from the hang requires a reset.

Do not perform DMA transfer to I-bus memory.

• Low-power consumption modes

• To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR, or time-base counter control register) and be sure to use the following sequence:

```
#value of standby, R0)
(LDI
(LDI
       # STCR, R12)
STB
       R0, @R12
                              ; Write to standby control register (STCR)
       @R12, R0
                              ; Read STCR for synchronous standby
LDUB
                              ; Read STCR again for dummy read
LDUB
       @R12, R0
NOP
                              : NOP x 5 for timing adjustment
NOP
NOP
NOP
NOP
```

• If you use the monitor debugger, follow the precautions below:

Do not set a breakpoint within the above array of instructions.

Do not single-step the above array of instructions.

Prefetch

When accessing a prefetch-enabled little endian area, use word access only (access in 32 bits). Byte or halfword access results in wrong data read.

MCLK and SYSCLK

MCLK causes a stop in SLEEP/STOP mode while SYSCLK causes a stop only in STOP mode. Use either depending on each application.

• Pull-up control

When function pins listed in the AC specifications (such as external bus control pins) have pull-up control, enabling the pull-up resistor for a pin causes the actual pin load conditions to change. As all AC specifications for this device were measured under the condition of pull-up resistors disabled, the values are not guaranteed of AC specifications when pull-up resistors are enabled.

Even if the pull-up resistor is set to enabled for a pin, if the HIZ bit in the standby control register (STCR) specifies setting output pins to high impedance during stop mode (HIZ = 1), changing to stop mode (STOP = 1) causes the pull-up resistor to be disabled.

R15 (General purpose register)

When any of the following instructions is executed, the SSP* or USP* value is not used as R15, resulting in an incorrect value written to memory.

AND	R15, @Ri	ANDH	R15, @Ri	ANDB	R15, @Ri
OR	R15, @Ri	ORH	R15, @Ri	ORB	R15, @Ri
EOR	R15, @Ri	EORH	R15, @Ri	EORB	R15, @Ri
XCHB	@Rj, R15				

^{*:} R15 is a virtual register. When a program attempts to access R15, the SSP or USP is accessed depending on the status of the "S" flag as an SP flag. When coding the above ten instructions using an assembler, specify a general-purpose register other than R15.

RETI instruction

Please do not neither control register of the instruction cache nor the data access to RAM of the instruction cache immediately before the instruction of RETI.

· Notes on the PS register

Since some instructions manipulate the PS register earlier, the following exceptions may cause the interrupt handler to break or the PS flag to update its display setting when the debugger is being used. As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) halted by a user interrupt or NMI, (b) single-stepped, or (c) breaks in response to a data event or emulator menu:
 - (1) D0 and D1 flags are updated earlier.
 - (2) The EIT handler (user interrupt/NMI or emulator) is executed.
 - (3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as those in (1) above.
- The following operations are performed when the ORCCR/STILM/MOV Ri and PS instructions are executed to enable interruptions when a user interrupt or NMI trigger event has occurred.
 - (1) The PS register is updated earlier.
 - (2) The EIT handler (user interrupt/NMI or emulator) is executed.
 - (3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as that in (1) above.

A/D converter

When the device is turned on or returns from a reset or stop, it takes time for the external capacitor to be charged, requiring the A/D converter to wait for at least 10 ms.

Watchdog timer

The watchdog timer function of this model monitors that a program delays a reset within a certain period of time and resets the CPU if the program fails to delay it, for example, because the program runs out of control. Once the watchdog timer function is enabled, therefore, the watchdog timer continues to operate until a reset takes place.

An exception, for example during stop, sleep and DMA transfer modes, is the automatic delaying of a reset under a condition in which the CPU stops program execution.

Note, however, that a watchdog reset may not occur in the above state caused when the system runs out of control. If this is the case, use the external $\overline{\text{INIT}}$ pin to cause a reset (INIT).

OUnique to the evaluation chip MB91V301A

Tool reset

On an evaluation board, use the chip with INIT and TRST connected together.

• Simultaneous occurrences of a software break and a user interrupt/NMI

When a software break and a user interrupt /NMI take place at the same time, the emulator debugger can cause the following phenomena:

- The debugger stops pointing to a location other than the programmed breakpoints.
- The halted program is not re-executed correctly.

If these phenomena occur, use a hardware break instead of the software break. If the monitor debugger has been used, avoid setting any break at the relevant location.

• Single-stepping the RETI instruction

If an interrupt occurs frequently during single stepping, execute only the relevant processing routine repeatedly after single-stepping RETI. This will prevent the main routine and low-interrupt-level programs from being executed. Do not single-step the RETI instruction for avoidance purposes. When the debugging of the relevant interrupt routine becomes unnecessary, perform debugging with that interrupt disabled.

Operand break

A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data event break to access to the area containing the address of a system stack pointer.

• ICE startup sequence

When using the ICE, when you start debugging, ensure that the bus configuration is set correctly for the area being used before downloading. After turning on the power to the target, the states of the $\overline{\text{RD}}$ and $\overline{\text{WR0}}$ to $\overline{\text{WR3}}$ pins are undefined until you perform the above setting. Accordingly, include enabling pull-up as part of the startup sequence. If using these pins as general-purpose ports, set as output ports to prevent conflict with the output signals during the time the pin states are undefined.

External bus width Pin name	32 bit	16 bit	8 bit
RD	Pull-up	Pull-up	Pull-up
WR0	Pull-up	Pull-up	Pull-up
WR1 (P85)	Pull-up	Pull-up	*
WR2 (P86)	Pull-up	*	*
WR3 (P87)	Pull-up	*	*

^{*:} Use as output ports.

• Configuration batch file

The example batch file below sets the mode vector and sets up the CS0 configuration register for the download area. Use values appropriate to the hardware in the wait, timing, and other settings.


```
#-----
# Set MODR (0x7fd) = Enable In memory+16 bit External Bus
set mem/byte 0x7fd=0x5
#-----
# Set ASR0 (0x640): 0x0010 0000 - 0x002f ffff
set mem/halfword 0x640=0x0010
# Set ACR0 (0x642)
                 ; ASZ [3:0]=0101:2 Mbytes
#
                 ; DBW [1:0]=01:16 bit width, automatically set from
MODR
                 ; BST [1:0]=00:1 burst (16 bit x 2)
#
                 ; SREN=0:Disable BRQ
#
                 ; PFEN=1:Enable Pre fetch buffer
#
                 ; WREN=1:Enable Write operation
                 ; LEND=0: Big endian
#
                 ; TYPE [3:0]=0010:WEX: Disable RDY
set mem/harfword 0x642=0x5462
# Set AWR0 (0x660)
                 : W15-12=0010:auto wait=2
#
                 ; WR07, 06=01:RD, WR delay=1cycle
#
                 : W05, 04=01:WR->WR delay=1cycle (for WEX)
#
                 ; W03 =1:MCLK->RD/WR delay=0.5cycle
                         :for async Memory
#
                 ; W02 =0:ADR->CS delay=0
                 ; W01 =0:ADR->RD/WR setup 0cycle
                 ; W00 =RD/WR->ADR hold 0cycle
set mem/halfword 0x660=0x2058
```

Emulation memory

If SRAM as the emulation memory is built on target board, SRAM for be accessed by RD, WR signal, and +BYTE control signal can not be used. (The external bus is initialized to the bus mode for accessing RD, WRn after reset.)

■ BLOCK DIAGRAM

• MB91302A, MB91V301A



■ CPU

1. Memory Space

The FR family has 4 Gbytes (2³² addresses) of logical address space with linear access from the CPU.

• Direct Addressing Areas

The following areas of address space are used for I/O operations.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The direct areas differ according to the size of the data accessed, as follows.

ightarrow byte data access : 000 $_{\rm H}$ to 0FF $_{\rm H}$ ightarrow half word data access : 000 $_{\rm H}$ to 3FF $_{\rm H}$

Memory map

0000 0000н =	I/O	Direct addre ssing area	I/O	Direct addre ssing]]		11	 	ררו
0000 0400н -	- I/O			area	I/O	Direct addre ssing area	I/O	Direct addre ssing area	I/O	Direct addre ssing area
0001 0000н -		"■I/O MAP" I/O	I/O	see "■I/O MAP" I/O	I/O	see "■I/O MAP" I/O	I/O	see "■I/O MAP" I/O	I/O	see "■I/O MAP" I/O
0001 0000н -	I-RAM *1		I-RAM *1		I-RAM *1		I-RAM *1		I-RAM *1	
0002 0000H -	Access		Access		Access		Access		Access	
0003 Е000н -	_ prohib-		prohib-		prohib-		prohibited		prohibited	
	ited		ited		ited		Internal		Internal	
0003 F000н -	Internal		Internal		Internal		RAM		RAM	
	RAM		RAM		RAM		8 Kbytes		8 Kbytes	
0004 0000н -	4 Kbytes		4 Kbytes		4 Kbytes					
0004 2000h -			External				Internal RAM 8 Kbytes			
0004 200011 -			area				Access			
	Access		aica				prohibit-			
0006 0000н -	prohib-						ed			
000Е 0000н -	ited								ا ، ا	
			Access prohib-		External area		External area		External area	
000F E000н -	-		ited							
000F F000н -							Internal RAM 8 Kbytes			
	Internal ROM 4Kbytes*2		Internal ROM 4Kbytes*2				emula- tion			
0010 0000н ⁻	Access prohib- ited		External area		External area		External area		External area	

MB91302A has non-ROM model, the optimal real time OS internal model, and the IPL (Internal program Loader) internal model by adding the user ROM model.

- *1 : On specific area between 10000н and 2000н, 4 Kbytes RAM can be used. Refer to "■INSTRUCTION CACHE".
- *2 : The real time OS internal model stores the real time OS kernel. The program loader internal model stores the program loader.

Note: Internal ROM emulation: only MB91V301A

Note: Each mode is set depending on the mode vector fetch after INIT is negated. (For mode setting, see "■MODE SETTINGS".)

2. Registers

The FR series has two types of registers: application-specific registers in the CPU and general purpose registers in memory.

• Dedicated registers

Program counter (PC) : 32-bit register. Stores the current instruction address.

Program status (PS) : 32-bit register. Contains the register pointer and condition code.

Table base register (TBR) : Stores the top address of the vector table used by the EIT (exception/interrupt/

trap) function.


Return pointer (RP) : Stores the subroutine return address.

System stack pointer (SSP) : Points to the system stack area.

User stack pointer (USP) : Points to the user stack area.

Multiplication and division : 32-bit registers used for multiplication and division.

result register (MDH/MDL)



• PC (Program Counter)

The PC is the program counter and stores the address of the currently executing instruction.

	31 0	
PC		
	PC	

• Table base register (TBR)


The TBR is the table base register and stores the top address of the vector table used by the EIT function.

!	<u> </u>
31 (
TBR	_
	31 L

Return pointer (RP) The RP is the return pointer and store	res the subroutine return address.
RP [31 0 RP
 System stack pointer (SSP) The SSP is the system stack pointer 	and functions as R15 when the S flag is "0".
SSP [31 0 SSP
 User stack pointer (USP) The USP is the user stack pointer ar 	nd functions as R15 when the S flag is "1".
USP	31 0 USP
 Multiplication and division result regist MDH/MDL : 32-bit registers used for MDH : Remainder MDL : Quotient 	·
MDH MDL	31 0 Itiplication and division result register

• Program status (PS)

This register holds the program status and is divided into the ILM, SCR, and CCR.



• Condition code register (CCR)

S flag : Specifies which stack pointer to use as R15.I flag : Enables or disables user interrupt requests.


N flag : Indicates the sign when an operation result is represented as a "2" complement integer.

Z flag : Indicates whether an operation result is "0".

V flag : Indicates whether an overflow occurred for an operation result when the operation operand is

represented as a "2" complement integer.


C flag : Indicates whether an operation resulted in a borrow or a carry from the most significant bit.



• System condition code register (SCR)

D1, D0 flags : Stores intermediate data for stepwise multiplication operations.

T flags : A flag specifying whether the step trace trap function is enabled or not.




• Interrupt level mask register(ILM)

ILM4 to ILM0 : This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Only interrupt requests to the CPU that have an interrupt level that is higher than the level specified in ILM are accepted.

20	19	18	17	16		Initial Value
ILM4	ILM3	ILM2	ILM1	ILM0	Interrupt Level	01111в
0	0	0	0	0	0	High
		• • •			• • •	↑
0	1	0	0	0	15	(Medium)
		• • •			• • •	\downarrow
1	1	1	1	1	31	Low
		•	ILM			•

■ GENERAL PURPOSE REGISTERS

General purpose registers R0 to R15 are used by the CPU. The registers are used as the accumulator and memory access pointers for CPU operations.



The following three registers are treated as having special meanings to enhance the operation of some instructions.

R13: Virtual accumulator (AC)

R14 : Frame pointer (FP) R15 : Stack pointer (SP)

The values of R0 to R14 after a reset are undefined. R15 is initialized to 0000 0000H (SSP value).

■ MODE SETTINGS

In the FR series, the mode is set by the mode pins (MD2, MD1, and MD0) and mode register (MODR).

1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

M	lode Pir	าร	Mode name	Reset vector access	Remarks
MD2	MD1	MD0	Wode name	area	Kemarks
0	0	0	Internal ROM vector mode	Internal	Single-chip mode*
0	0	1	External ROM vector mode	External	The bus width is specified by the mode register.

Values other than those listed in the table are prohibited.

*: Single chip mode is able to set only MB91302A.


2. Mode Register (MODR)

• Details of mode register (MODR)


The data written to the mode register by the mode vector fetch operation (see "3.11.3 reset sequences") is called the mode data.

After the data is set to the mode register (MODR), the device operates with the operating mode specified by this data. The mode register is set by all types of reset. The register cannot be written to by user programs.

<Details of mode register (MODR) >



<Details of mode data>




Bit31 to bit24 are all reserved bits.

Be sure to set this bit to "00000."

Operation is not guaranteed when any value other than "00000." is set.

Operating mode



• Bus mode

The bus mode controls the operations of internal ROM and the external access function. It is specified with the mode setting pins (MD2, MD1, and MD0) and the ROMA bit in mode data.

· Access mode

The access mode controls the external data bus width. It is specified with the WTH1 and WTH0 bits in the mode register and the DBW1 and DBW0 bits in area configuration registers 0 to 7 (ACR0 to ACR7).

• Bus Modes

The FR family has three bus modes: bus mode 0 (single-chip mode), bus mode 1 (internal-ROM, external-bus mode), and bus mode 2 (external-ROM, external-bus mode).

The MB91V301A supports only bus mode 2 (external-ROM, external-bus mode).

See "1. Memory Space" in ■CPU for details.

• Bus mode0 (single chip mode) (only MB91302A)

The internal I/O, 4 Kbytes D-bus RAM, 32 Kbytes F-bus RAM (FRAM) and 96 Kbytes F-bus ROM are valid, while access to any other areas is invalid under this mode. The function of external pin is peripheral or general-purpose port. The pin can not be used as the bus pin.

• Bus mode 1 (internal ROM external bus mode)

The internal I/O, D-bus RAM, F-bus RAM (FRAM) and F-bus ROM are valid, and access to areas where external access is enabled will access external space under this mode. A part of an external terminal functions as a bus terminal.


• Bus mode 2 (External-ROM, external-bus mode)

This mode enables internal I/O and D-bus RAM, in which any access is access to external space. Some external pins serve as bus pins.

■ I/O MAP

This shows the location of the various peripheral resource registers in the memory space.

[How to read the table]



Note: Initial values of register bits are represented as follows:

"1" : Initial value"1"
"0" : Initial value"0"
"X" : Initial value"X"

"-" : No physical register at this location

A .l.l		Regi	ster		Divisi
Address	+0	+1	+2	+3	Block
000000н	PDR0 [R/W] B XXXXXXXX	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	_	
000004н	_	_	PDR6 [R/W] B XXXXXXXX	_	T-unit Port Data
000008н	PDR8 [R/W] B XXXXXXXX	PDR9 [R/W] B - XXXXXXX	PDRA [R/W] B XXXXXXXX	PDRB [R/W] B XXXXXXXX	Register
00000Сн		_	_		
000010н	PDRG [R/W] B XXXXXXXX	PDRH [R/W] B XXX	_	PDRJ [R/W] B XXXXXXXX	R-bus Port Data Register
000014н to 00003Сн		_	_		Reserved
000040н	EIRR [R/W] B, H, W 00000000	ENIR [R/W] B, H, W 00000000		N] B, H, W 00000	Ext int
000044н	DICR [R/W] B, H, W	HRCL [R/W] B, H, W 011111	_		DLYI/I-unit
000048н		TMRLR0 [W] H, W XXXXXXXX XXXXXXX		TMR0 [R] H, W XXXXXXXX XXXXXXX	
00004Сн	_	-	-	R/W] B, H, W 00000000	Timer 0
000050н	TMRLR1 XXXXXXXX			R] H, W XXXXXXXX	Reload
000054н	_	-		R/W] B, H, W 00000000	Timer 1
000058н	TMRLR2 XXXXXXXX			R] H, W XXXXXXXX	Reload
00005Сн	_	-	TMCSR2 [R/W] B, H, W XX0000 00000000		Timer 2
000060н	SSR0 [R/W] B, H, W 00001000	SIDR0 [R] SODR0 [W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100 SMR0 [R/W] B, H, W 000-0-		UART0
000064н	UTIM0 [R] H, W (UTIMR0 [W] H, W) 00000000 00000000		DRCL0 [W] B	UTIMC0 [R/W] B 000001	U-TIMER 0
000068н	SSR1 [R/W] B, H, W 00001000	SIDR1 [R] SODR1 [W] B, H, W XXXXXXXX	SCR1 [R/W] B, H, W 00000100	SCR1 [R/W] B, H, W SMR1 [R/W] B, H, W	
00006Сн	UTIM1 [R] H, W (L 00000000		DRCL1 [W] B	UTIMC1 [R/W] B 000001	U-TIMER 1

A -l -l		Regi	ster		Disale	
Address	+0	+1	+2	+3	Block	
000070н	SSR2 [R/W] B, H, W 00001000	SIDR2 [R] SODR2 [W] B, H, W XXXXXXXX	SCR2 [R/W] B, H, W 00000100	SMR2 [R/W] B, H, W 00 0 - 0 -	UART2	
000074н	` `	JTIMR2 [W] H, W) 00000000	DRCL2 [W] B	UTIMC2 [R/W] B 000001	U-TIMER 2	
000078н] B, H, W XXXXXXX	ADCS [R/\ 00000000		A/D Converter	
00007Сн	ADCR0 [R] B, H, W XXXXXXXX	ADCR1 [R] B, H, W XXXXXXXX	ADCR2 [R] B, H, W XXXXXXXX	ADCR3 [R] B, H, W XXXXXXXX	Sequential Comparator	
000080н to 000090н		_	_		Reserved	
000094н	IBCR0 [R/W] B, H, W 00000000	IBSR0 [R] B, H, W 00000000	ITBA0 [R, R 00000000			
000098н	ITMK0 [R, F 00111111	2/W] B, H, W 111111111	ISMK0 [R/W] B, H, W 01111111	ISBA0 [R, R/W] B, H, W 00000000	I ² C interface0	
00009Сн	_	IDAR0 [R/W] B, H, W 00000000	ICCR0 [R, W, R/W] B, H, W 00011111	IDBL0 [R, R/W] B, H, W 00000000		
0000А0н	_	_	—	_	Reserved	
0000А4н	_		_	_	Neserved	
0000A8н to 0000B0н		-	_		Reserved	
0000В4н	IBCR1 [R/W] B, H, W 00000000	IBSR1 [R] B, H, W 00000000	ITBA1 [R, R 00000000	- , ,		
0000В8н	_	2/W] B, H, W 111111111	ISMK1 [R/W] B, H, W 01111111	ISBA1 [R, R/W] B, H, W 00000000	I ² C interface1	
0000ВСн	_	IDAR1 [R/W] B, H, W 00000000	ICCR1 [R, W, R/W] B, H, W 00011111	IDBL1 [R, R/W] B, H, W 00000000		
0000С0н	_	_	_	_		
0000С4н	_	_	_			
0000С8н to 0000D0н	_	_	_	_	Reserved	
0000Д4н	-	/W] H, W 00000000	_	TCCS [R/W] B, H, W 00000000	16 bit Free Run Timer	
0000D8н	-	/W] H, W _XXXXXXXX	IPCP0 [R XXXXXXXX_		16 bit Input Capture	

A alabasas	Register					
Address	+0	+1	+2	+3	Block	
0000DСн		3 [R/W] H, W XX_XXXXXXX		R/W] H, W X_XXXXXXX	16 bit	
0000ЕОн	_	ICS23 [R/W] B, H, W 00000000	_	ICS01 [R/W] B, H, W 00000000	capture	
0000E4н to 000114н	_					
000118н	GCN10 [R/W] H 00110010 00010000		_	GCN20 [R/W] B 00000000	PPG timer	
000011Сн		-	_		Reserved	
000120н		MR0 [R] H 111 1111111) [W] H, W X XXXXXXX	PPG0	
000124н		TO [W] H, W XXX XXXXXXX	PCNH0 [R/W] B 00000000	PCNL0 [R/W] B 000000X0	PPGU	
000128н	PTMR1[R] H PCSR1 [W] H, W 11111111 1111111					
00012Сн	PDUT1 [W] H, W XXXXXXXX XXXXXXX		PCNH1 [R/W] B 00000000	PCNL1 [R/W] B 000000X0	PPG1	
000130н		MR2 [R] H 111 11111111		Z [W] H, W X XXXXXXX	PPG2	
000134н		T2 [W] H, W XXX XXXXXXX	PCNH2 [R/W] B 00000000	PCNL2 [R/W] B 000000X0	PPG2	
000138н		MR3[R] H 111 1111111		B [W] H, W X XXXXXXX	DDCa	
00013Сн		T3 [W] H, W XXX XXXXXXX	PCNH3 [R/W] B 00000000	PCNL3 [R/W] B 000000X0	PPG3	
000140н to 0001FCн		_	_		Reserved	
000200н		DMACA0 [R/ 00000000 0000XXXX X		XX		
000204н	DMACB0 [R/W] B, H, W 00000000 00000000 XXXXXXXXX XXXXXXXX					
000208н	DMACA1 [R/W] B, H, W*1 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00020Сн		DMACB1 [R 00000000 00000000 X		xx		
000210н		DMACA2 [R/ 00000000 0000XXXX X	-	XX		

A al al record	Register						
Address	+0	+1	+2	+3	Block		
000214н	DMACB2 [R/W] B, H, W 00000000 000000000 XXXXXXXXX XXXXXXXX						
000218н	DMACA3 [R/W] B, H, W*1 00000000 0000XXXX XXXXXXXX XXXXXXXX						
00021Сн	(R/W] B, H, W (XXXXXXX XXXXXX)	(X	DMAC		
000220н	0		./W] B, H, W*1 XXXXXXXX XXXXXX	XX			
000224н	(R/W] B, H, W (XXXXXXX XXXXXX)	ΚX			
000228н to 00023Сн		-	_		Reserved		
000240н	0)		R [R/W] B XXXXXXXX XXXXX	XXX	DMAC		
000244н to 000300н	_						
000304н		ISIZE [R/W] B, H, W					
000308н to 0003E0н		-	_		Reserved		
0003Е4н		_		ICHCR [R/W] B, H, W 0-000000	I-Cache		
0003E8н to 0003EFн		-	_		Reserved		
0003F0н	XX		(XXXXXXXX XXXXX	XXX			
0003F4н	XX		[R/W] W X XXXXXXXX XXXXX	XXX	Bit Search		
0003F8н	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX						
0003FСн	BSRR [R] W XXXXXXXX XXXXXXXX XXXXXXX						
000400н	DDRG [R/W] B 00000000	DDRH [R/W] B 000	_	DDRJ [R/W] B 00000000	R-bus Data Direction Register		

Address		Reg	ister		Block		
Address	+0	+1	+2	+3	Block		
000404н to 00040Сн	_						
000410н	PFRG [R/W] B 00	PFRH [R/W] B 0-	_	PFRJ [R/W] B -000-00-	R-bus Port Function Register		
000414н to 00041Сн		_	_		Reserved		
000420н		PCRH [R/W] B 000			R-bus Pull-up Resistance Control Register		
000424н to 00043Сн		_	_		Reserved		
000440н	ICR00 [R/W] B, H, W	ICR01 [R/W] B, H, W	ICR02 [R/W] B, H, W	ICR03 [R/W] B, H, W			
000444н	ICR04 [R/W] B, H, W	ICR05 [R/W] B, H, W	ICR06 [R/W] B, H, W	ICR07 [R/W] B, H, W			
000448н	ICR08 [R/W] B, H, W	ICR09 [R/W] B, H, W 11111	ICR10 [R/W] B, H, W	ICR11 [R/W] B, H, W			
00044Сн	ICR12 [R/W] B, H, W	ICR13 [R/W] B, H, W 11111	ICR14 [R/W] B, H, W	ICR15 [R/W] B, H, W			
000450н	ICR16 [R/W] B, H, W	ICR17 [R/W] B, H, W 11111	ICR18 [R/W] B, H, W	ICR19 [R/W] B, H, W			
000454н	ICR20 [R/W] B, H, W	ICR21 [R/W] B, H, W 11111	ICR22 [R/W] B, H, W	ICR23 [R/W] B, H, W	Interrupt Controller		
000458н	ICR24 [R/W] B, H, W	ICR25 [R/W] B, H, W	ICR26 [R/W] B, H, W	ICR27 [R/W] B, H, W			
00045Сн	ICR28 [R/W] B, H, W	ICR29 [R/W] B, H, W	ICR30 [R/W] B, H, W	ICR31 [R/W] B, H, W			
000460н	ICR32 [R/W] B, H, W	ICR33 [R/W] B, H, W	ICR34 [R/W] B, H, W 11111	ICR35 [R/W] B, H, W			
000464н	ICR36 [R/W] B, H, W	ICR37 [R/W] B, H, W	ICR38 [R/W] B, H, W 11111	ICR39 [R/W] B, H, W			
000468н	ICR40 [R/W] B, H, W	ICR41 [R/W] B, H, W 11111	ICR42 [R/W] B, H, W	ICR43 [R/W] B, H, W			

A -l -l		Reg	ister		Disals	
Address	+0	+1	+2	+3	Block	
00046Сн	ICR44 [R/W] B, H, W 11111	ICR45 [R/W] B, H, W 11111	ICR46 [R/W] B, H, W	ICR47 [R/W] B, H, W	Interrupt	
000470н to 00047Сн		-	_		Controller	
000480н	RSRR [R, R/W] B, H, W 10000000 (INIT) -0-XX-00 (INIT) XXXX00 (RST)	STCR [R/W] B, H, W 001100 - 1 (INIT) 0011XX - 1 (INIT) 00X1XX - X (RST)	TBCR [R/W] B, H, W 00XXX-00 (INIT) 00XXX-XX (RST)	CTBR [W] B, H, W XXXXXXXX (INIT) XXXXXXXX (RST)	Clock Control unit	
000484н	CLKR [R/W] B, H, W - 000 - 000 (INIT) - XXX - XXX (RST)	WPR [W] B, H, W XXXXXXXX (INIT) XXXXXXXX (RST)	DIVR0 [R/W] B, H, W 00000011 (INIT) XXXXXXXX (RST)	DIVR1 [R/W] B, H, W 0000 (INIT) XXXX (RST)	unit	
000488н to 0005FCн		-	_		Reserved	
000600н	DDR0 [R/W] B 00000000	DDR1 [R/W] B 00000000	DDR2 [R/W] B 00000000	_		
000604н	_	_	DDR6 [R/W] B 00000000	_	T-unit Data Direction	
000608н	DDR8 [R/W] B 00000000	DDR9 [R/W] B -0000000	DDRA [R/W] B 00000000	DDRB [R/W] B 00000000	Register	
00060Сн		-	_			
000610н		-	_			
000614н	_	_	PFR6 [R/W] B 11111111	PFR61 [R/W] B 0000	T-unit Port	
000618н	PFR8 [R/W] B 1110	PFR9 [R/W] B -0000111	PFRA1 [R/W] B 11111111	PFRB1 [R/W] B 00000000	Function Register	
00061Сн	PFRB2 [R/W] B 00000	_	PFRA2 [R/W] B 0	_	J	
000620н	PCR0 [R/W] B 00000000	PCR1 [R/W] B 00000000	PCR2 [R/W] B 00000000	_	T-unit	
000624н	PCR6 [R/W] B 000000000 —					
000628н	PCR8 [R/W] B 00000000	PCR9 [R/W] B -0000-	PCRA [R/W] B 00000000	PCRB [R/W] B 00000000	tance Control Register	
00062Сн		_				

Address		Regi	ster		Block	
Address	+0	+1	+2	+3	BIOCK	
000630н to 00063Сн		_	_			
000640н	ASR0 [R. 00000000	-	ACR0 [R/ 1111XX00			
000644н	ASR1 [R XXXXXXX		ACR1 [R/W XXXXXXXX			
000648н	ASR2 [R XXXXXXX		ACR2 [R/W XXXXXXXX			
00064Сн	ASR3 [R XXXXXXX		ACR3 [R/W XXXXXXXX			
000650н	ASR4 [R XXXXXXX		ACR4 [R/W XXXXXXXX			
000654н	ASR5 [R XXXXXXXX	/W] H, W XXXXXXXX	ACR5 [R/W XXXXXXXX			
000658н	ASR6 [R XXXXXXX		ACR6 [R/W XXXXXXXX	T-unit		
00065Сн	ASR7 [R XXXXXXXX	-	ACR7 [R/W XXXXXXXX			
000660н	AWR0 [R/\ 01111111		AWR1 [R/V XXXXXXXX			
000664н	AWR2 [R/\ XXXXXXXX	N] B, H, W XXXXXXXX	AWR3 [R/V XXXXXXXX			
000668н	AWR4 [R/\ XXXXXXXX		AWR5 [R/V XXXXXXXX			
00066Сн	AWR6 [R/\ XXXXXXXX		AWR7 [R/V XXXXXXXX	•		
000670н	MCRA [R/W] B, H, W XXXXXXXX	MCRB [R/W] B, H, W XXXXXXXX	_	-		
000674н		_	_			
000678н	IOWR0 [R/W] B, H, W IOWR1 [R/W] B, H, W XXXXXXXX		IOWR2 [R/W] B, H, W XXXXXXXX	_		
00067Сн		_	_	L		
000680н	CSER [R/W] B, H, W 00000001	CHER [R/W] B, H, W 11111111	_	TCR [R/W] B, H, W 00000000 (INIT) 0000XXXX (RST)		
000684н	RCR [R/W 00XXXXXX		_	-		

Address	Register					
Address	+0	+1	+2	+3	Block	
00068Сн to 0007F8н			_		Reserved	
0007FСн	_	MODR [W] *2 XXXXXXXX	_	T-unit		
000800н						
to 000AFC _H		-	_		Reserved	
000В00н	ESTS0 [R/W] B X0000000	ESTS1 [R/W] B XXXXXXXX	ESTS2 [R] B 1XXXXXXX	_		
000В04н	ECTL0 [R/W] B 0X000000	ECTL1 [R/W] B 00000000	ECTL2 [W] B 000X0000	ECTL3 [R/W] B 00X00X11		
000В08н	ECNT0 [W] B XXXXXXXX	ECNT1 [W] B XXXXXXXX	EUSA [W] B XXX00000	EDTC [W] B 0000XXXX		
000В0Сн	EWPT 00000000		ECTL4 [R] ([R/W]) B -0X00000	ECTL5 [R] ([R/W]) B 000X		
000В10н	EDTR(XXXXXXXX	(W) H XXXXXXX	EDTR ² XXXXXXXX	I [W] H XXXXXXXX		
000B14н			•			
to 000В1Сн		-				
000В20н	XX		[W] W	XX		
000В24н	XX		[W] W	XX	DSU (Evaluation	
000В28н	XX		[W] W XXXXXXXX XXXXX	XX	chip only)	
000В2Сн	XX		[W] W XXXXXXXX XXXXX	XX		
000В30н	XX		[W] W XXXXXXXX XXXXX	XX		
000В34н	XX		[W] W	XX		
000В38н	EIA6 [W] W XXXXXXXX XXXXXXXX XXXXXXX					
000В3Сн	EIA7 [W] W XXXXXXXX XXXXXXXX XXXXXXX					
000В40н	XX		[R/W] W < XXXXXXXX XXXXX	XXX		
000В44н	XX		[R/W] W C XXXXXXXX XXXXXX	XXX		

Address		Re	egister		Block		
Address	+0	+1	+2	+3	Block		
000В48н	XX		NO [W] W	XXXX			
000В4Сн	XX		A1 [W] W X XXXXXXXX XXXX	XXXX			
000В50н							
000В54н							
000В58н	XX		//0 [W] W X XXXXXXXX XXXX	XXXX	DSU (Evaluation		
000В5Сн	XX		M1 [W] W X XXXXXXXX XXXX	XXXX	chip only)		
000В60н	XX		ODM0 [W] W X XXXXXXXX XXXX	XXXX			
000В64н	XX		ODM1 [W] W X XXXXXXXX XXXX	XXXX			
000В68н	XX		00 [W] W X XXXXXXXX XXXX	XXXX			
000В6Сн	XX		01 [W] W X XXXXXXXX XXXX	XXXX			
000В70н to 000FFCн			_		Reserved		
001000н	XX		A0 [R/W] W X XXXXXXXX XXXX	XXXX			
001004н	XX		40 [R/W] W X XXXXXXXX XXXX	XXXX			
001008н	XX		A1 [R/W] W X XXXXXXXX XXXX	XXXX			
00100Сн	XX		A1 [R/W] W X XXXXXXXX XXXX	XXXX			
001010н	XX		A2 [R/W] W X XXXXXXXX XXXX	XXXX	DMAC		
001014н	XX		A2 [R/W] W X XXXXXXXX XXXX	XXXX			
001018н	DMADA3 [R/W] W						
00101Сн							
001020н	XX		A4 [R/W] W X XXXXXXXX XXXX	XXXX			

Address	Register					
Audress	+0	+0 +1 +2 +3				
001024н	DMADA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX					
001028н to 001FFCн		_	_		Reserved	

^{*1 :} Byte access is not permitted for the lower 16 bits of DMAC0 to DMAC4 (DTC15 to DTC0) .

^{*2 :} This register is accessed through mode vector fetch; it cannot be accessed in normal mode.

■ INTERRUPT VECTORS

lutaum unt	Interru	ıpt No.	Interrupt	055-04	TBR default	RN
Interrupt	10	16	level* ¹	Offset	address*2	RN
Reset	0	00	_	3FСн	000FFFCн	_
Mode vector	1	01	_	3F8н	000FFFF8н	_
System reserved	2	02	_	3F4н	000FFFF4н	_
System reserved	3	03	_	3F0н	000FFFOн	_
System reserved	4	04	_	3ЕСн	000FFFECн	_
System reserved	5	05		3Е8н	000FFFE8н	_
System reserved	6	06		3Е4н	000FFFE4н	_
Coprocessor absent trap	7	07	_	3Е0н	000FFFE0н	_
Coprocessor error trap	8	08	_	3DСн	000FFFDCн	_
INTE instruction	9	09		3D8н	000FFFD8н	_
Instruction break exception	10	0A	_	3D4н	000FFFD4н	_
Operand break trap	11	0B	_	3D0н	000FFFD0н	_
Step trace trap	12	0C	_	3ССн	000FFFCCн	_
NMI request (tool)	13	0D	_	3С8н	000FFFC8н	_
Undefined instruction exception	14	0E	_	3С4н	000FFFC4н	_
NMI request	15	0F	15 (Fн) fixed	3С0н	000FFFC0н	_
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	6
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	7
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	11
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	12
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн	_
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	_
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	_
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн	8
Reload timer 1	25	19	ICR09	398н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART0 (RX completed)	27	1B	ICR11	390н	000FFF90н	0
UART1 (RX completed)	28	1C	ICR12	38Сн	000FFF8Сн	1
UART2 (RX completed)	29	1D	ICR13	388н	000FFF88н	2
UART0 (TX completed)	30	1E	ICR14	384н	000FFF84н	3
UART1 (TX completed)	31	1F	ICR15	380н	000FFF80н	4
UART2 (TX completed)	32	20	ICR16	37Сн	000FFF7Сн	5

lata manat	Interr	upt No.	Interrupt	04	TBR default	DN
Interrupt	10	16	level* ¹	Offset	address*2	RN
DMAC0 (end, error)	33	21	ICR17	378н	000FFF78н	
DMAC1 (end, error)	34	22	ICR18	374н	000FFF74н	<u> </u>
DMAC2 (end, error)	35	23	ICR19	370н	000FFF70н	_
DMAC3 (end, error)	36	24	ICR20	36Сн	000FFF6Сн	_
DMAC4 (end, error)	37	25	ICR21	368н	000FFF68н	_
A/D	38	26	ICR22	364н	000FFF64н	15
PPG0	39	27	ICR23	360н	000FFF60н	13
PPG1	40	28	ICR24	35Сн	000FFF5Сн	14
PPG2	41	29	ICR25	358н	000FFF58н	_
PPG3	42	2A	ICR26	354н	000FFF54н	_
System reserved	43	2B	ICR27	350н	000FFF50н	_
U-TIMER0	44	2C	ICR28	34Сн	000FFF4Сн	_
U-TIMER1	45	2D	ICR29	348н	000FFF48н	_
U-TIMER2	46	2E	ICR30	344н	000FFF44н	_
Time base timer overflow	47	2F	ICR31	340н	000FFF40н	_
I ² C I/F0	48	30	ICR32	33Сн	000FFF3Fн	_
I ² C I/F1	49	31	ICR33	338н	000FFF38н	_
System reserved	50	32	ICR34	334н	000FFF34н	_
System reserved	51	33	ICR35	330н	000FFF30н	_
16 bit Free Run Timer	52	34	ICR36	32Сн	000FFF2Сн	<u> </u>
ICU0 (load)	53	35	ICR37	328н	000FFF28н	_
ICU1 (load)	54	36	ICR38	324н	000FFF24н	_
ICU2 (load)	55	37	ICR39	320н	000FFF20н	_
ICU3 (load)	56	38	ICR40	31Сн	000FFF1Сн	_
System reserved	57	39	ICR41	318н	000FFF18 _H	_
System reserved	58	3A	ICR42	314н	000FFF14н	<u> </u>
System reserved	59	3B	ICR43	310н	000FFF10 _H	_
System reserved	60	3C	ICR44	30Сн	000FFF0Сн	_
System reserved	61	3D	ICR45	308н	000FFF08н	_
System reserved	62	3E	ICR46	304н	000FFF04н	<u> </u>
Delay interrupt bit	63	3F	ICR47	300н	000FFF00н	_
System reserved (Used by REALOS)	64	40	_	2FСн	000FFEFCн	<u> </u>
System reserved (Used by REALOS)	65	41	_	2F8 _H	000FFEF8н	<u> </u>
System reserved	66	42		2F4 _H	000FFEF4н	<u> </u>

(Continued)

Intonum	Interru	pt No.	Interrupt	Officer	TBR default	DN	
Interrupt	10	16	level* ¹	Offset	address*2	RN	
System reserved	67	43	_	2F0н	000FFEF0н	_	
System reserved	68	44	_	2ЕСн	000FFEECн	_	
System reserved	69	45	_	2Е8н	000FFEE8н	_	
System reserved	70	46	_	2Е4н	000FFEE4н	_	
System reserved	71	47	_	2Е0н	000FFEE0н	_	
System reserved	72	48	_	2DCн	000FFEDCн	_	
System reserved	73	49	_	2D8н	000FFED8н	_	
System reserved	74	4A	_	2D4н	000FFED4н	_	
System reserved	75	4B	_	2D0н	000FFED0н	_	
System reserved	76	4C	_	2ССн	000FFECCн	_	
System reserved	77	4D	_	2С8н	000FFEC8н	_	
System reserved	78	4E	_	2С4н	000FFEC4н	_	
System reserved	79	4F	_	2С0н	000FFEC0н	_	
Used by INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	_	

^{*1 :} ICRs are registers built in the interrupt controller to set interrupt levels for individual interrupt requests. The ICRs are provided for the different interrupt levels.

Note: The 1 Kbyte area from the TBR address is the EIT vector area.

The vector size is 4 bytes and the relationship between vector number and vector address is expressed as follows:

Vctadr = TBR + vctofs

= TBR + (3FCH - 4 × vct) vctadr : vector address vctofs : vector offset vct : vector number

^{*2 :} The TBR is the register holding the start address of the EIT vector table.

The TBR value and the offset value preset for each EIT source are added together to be the vector address.

■ INSTRUCTION CACHE

The instruction cache is a fast local memory for temporary storage. Once an instruction code is accessed from external slower memory, the instruction cache holds the instruction code inside to increase the speed of accessing the same code from then on.

By setting the RAM mode, the instruction cache data RAM is made directly read/write-accessible by software.

Configuration

• FR family's basic instruction length: Two bytes


• Block layout : Two-way set associative

• Blocks: 128 blocks per way


16 bytes per block (= 4 sub-blocks)

4 bytes per sub-block (= 1 bus access unit)

• Instruction Cache Configuration



Instruction Cache Tags



[bit 31 to bit 9] Address tag

The address tag stores the upper 23 bits of the memory address of the instruction cached in the corresponding block.

For example, memory address IA of the instruction data stored in sub-block k in block i is obtained from the following equation:

 $IA = address tag \times 2^9 + i \times 2^4 + k \times 2^2$

The address tag is used to check for a match with the instruction address requested for access by the CPU. The CPU and cache behave as follows depending on the result of the tag check:

- When the requested instruction data exists in the cache (hit), the cache transfers the data to the CPU within the cycle.
- When the requested instruction data does not exist in the cache (miss), the CPU and cache obtain the data loaded by external access at the same time.

[bit 7 to bit4] SBV3 to SBV0 : Sub-block validation

When SBV_n contains "1", the corresponding sub-block holds the current instruction data at the address located by the tag. Each sub-block usually holds two instructions (excluding immediate-value transfer instructions).

[bit 3] TAGV: Tag validation bit

This bit indicates whether the address tag value is valid. When the bit contains "0", the corresponding block is invalid regardless of the settings of the sub-block validation bits. (The bit is set to "0" when the cache is flushed.)

[bit 1] LRU (only in way 1)


This bit exists only in the instruction cache tag in way 1. The bit indicates way 1 or 2 as the way containing the last entry accessed in the selected set. When set to "1", the LRU bit indicates that the entry of the set in way 1 is the last entry accessed. When set to "0", it indicates that the one in way 2 is the last entry accessed.

[bit 0] ETLK: Entry lock

This bit is used to lock all the entries in the block corresponding to the tag in the cache. When the ETLK bit is set to "1", the entries are locked and are not updated when a cache miss occurs. Note, however, that invalid sub-blocks are updated. If a cache miss occurs with both of ways 1 and 2 in the entry lock states, access to external memory takes place after losing one cycle used for evaluating the cache miss.


Control Registers


Cache Size Register (ISIZE)





Instruction Cache Control Register (ICHCR)

The instruction cache (I-cache) control register (ICHCR) controls the operations of the instruction cache. Writing a value to the ICHCR has no effect on the caching of any instruction fetched within three cycles that follow.









■ PERIPHERAL RESOURCES

1. External Bus Interface Controller

• External Bus Interface Controller Features

- Maximum output address width = 32-bit (4 Gbytes memory space)
- Various different types of external memory (8-bit, 16-bit, or 32-bit devices) can be directly connected and the controller can support multiple devices with different access timings.

Asynchronous SRAM, asynchronous ROM/FLASH memory (supports multiple write strobe access or byte-enable access)

Page mode ROM/FLASH memory (2, 4, or 8 page size)

Burst mode ROM/FLASH memory

Address/data multiplexed bus (8-bit or 16-bit width only)

Synchronous memory (built-in ASIC memory, etc.)

Note: Synchronous SRAM cannot be directly connected.

• Memory can be divided into eight independent banks (chip select areas) with a separate chip select output for each bank.

The size of each area can be set in 64 Kbytes increments (the size of each chip select area can range from 64 Kbytes to 2 Gbytes)

Each area can be located anywhere in the physical address space (subject to boundary limitations based on the area size)

• The following functions can be set independently for each chip select area:

Chip select area enable/disable (Access is not performed to disabled areas)

Setting of an access timing type to support each type of memory (For SDRAM, only the $\overline{\text{CS6}}$ and $\overline{\text{CS7}}$ areas can be connected.)

Detailed access timing settings (wait cycles and similar settings for each access type)

Data bus width (8-bit, 16-bit, 32-bit)

Byte-ordering setting (big or little endian)

Note: The \overline{CSO} area must be big endian.

Write-prohibit setting (read-only areas)

Enable or disable loading into built-in cache

Enable or disable prefetch function

Maximum burst length setting (1, 2, 4, 8)

• Different detailed timing settings can be set for each timing type

Even for the same type, different settings can be used for each chip select area.

Up to 15 auto-wait cycles can be specified. (For asynchronous SRAM, ROM, Flash, and I/O areas)

The bus cycle can be extended by the external RDY input. (For asynchronous SRAM, ROM, Flash, and I/O areas)

Fast access wait and page wait settings are supported (For burst/page mode ROM and Flash areas)

Idle cycles, recovery cycles, setup delays, and similar can be inserted.

Capable of setting timing values such as the CAS latency and RAS-CAS delay (SDRAM area)

Capable of controlling the distributed/centralized auto-refresh, self-refresh, and other refresh timings (SDRAM area)

• DMA supports fly-by transfer


Transfer between memory and I/O can be performed by a single access.

Memory wait cycles can be synchronized with the I/O wait period during fly-by transfer.

Hold times can be maintained by extending access to the data source only.

Separate idle and recovery cycle settings can be specified for use in fly-by transfer.

- Supports external bus arbitration using BRQ and BGRNT.
- Pins not used by the external interface can be set as general purpose I/O ports.



• I/O pin

External interface pin (Some pins are general purpose pins.) The following shows I/O pins of each interface.

• Normal bus interface

A23 to A00, D31 to D00 (AD15 to AD00)
CS0, CS1, CS2, CS3, CS4, CS5, CS6, CS7
AS, SYSCLK, MCLK,

RD

 $\overline{WR}, \, \overline{WR0} \; (\overline{\underline{UUB}}) \; , \, \overline{WR1} \; (\overline{\overline{ULB}}) \; , \, \overline{WR2} \; (\overline{\overline{ULB}}) \; , \, \overline{WR3} \; (\overline{\overline{LLB}}) \; ,$

RDY, BRQ, BGRNT

· Memory interface

MCLK, MCLKE

MCLKI (for SDRAM)

 \overline{LBA} (= \overline{AS}), \overline{BAA} (for burst ROM/FLASH)

 \overline{SRAS} , \overline{SCAS} , \overline{SWE} (= \overline{WR}) (for SDRAM)

DQMUU, DQMUL, DQMLU, DQMLL (for SDRAM (= $\overline{WR0}$, $\overline{WR1}$, $\overline{WR2}$, $\overline{WR3}$))

DMA interface


 $\overline{\mathsf{IOWR}}, \overline{\mathsf{IORD}}$

DACKO, DACK1

DREQ0, DREQ1

DEOP0, DEOP1

Register List




• The MODR register cannot be accessed by the user program.

2. I/O Ports

MB91301 series pins can be used as I/O ports when not set for use by the external bus interface or the various peripheral I/O functions.

• I/O port (with pull-up resistor) block diagram



Note: For port output, the pull-up resistor is disabled irrespective of the setting.

I/O ports with pull-up resistors have the following registers :

- PDR (Port Data Register)
- DDR (Data Direction Register)
- PFR (Port Function Register)
- PCR (Pull-up Control Register)

I/O ports have three following modes

• When port is in input mode (PFR = "0" & DDR = "0")

PDR read: Reads the level of the corresponding external pin.

PDR write: Writes the value to the PDR.

• When port is in output mode (PFR = "0" & DDR = "1")

PDR read: Reads the PDR value.

PDR write: Outputs the PDR value to the corresponding external pin.

• When port is in peripheral output mode (PFR = "1" & DDR = "X")

PDR : Reads the value of the corresponding peripheral output.

PDR write: Writes the value to the PDR.

Notes: • Use byte access to access ports.

- The external bus function has priority for port 0 to port A when these are used as external bus pins. Accordingly, writing to the DDR has no effect on the pin input/output setting while the pins are operating as external bus pins. The value set in the DDR becomes meaningful when the PFR register is modified to set the pins as general purpose ports.
- In stop mode (HIZ = 0), the pull-up resistor control register setting is used.
- In stop mode (HIZ = 1), the pull-up resistor control register (PCR) setting is ignored during hardware standby.
- Using pull-up resistors is prohibited when these pins are used as external bus pins. In this case, do not write "1" to the corresponding bit in the pull-up resistor control register (PCR).

 Port Data Register (P 	DR)
---	-----

T OIL Data I	Register (PDR)									
	PDR0	7	6	5	4	3	2	1	0	Initial value
Address:	0000000н	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PDR1	7	6	5	4	3	2	1	0	Initial value
Address :	0000001н	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	PDR2	7	6	5	4	3	2	1	0	Initial value
Address:	0000002н	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	PDR6	7	6	5	4	3	2	1	0	Initial value
Address :	00000006н	P67	P66	P65	P64	P63	P62	P61	P60	ХХХХХХХХ
Address .	ОООООООН	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	XXXXXXXB
	PDR8	_	_	_						Initial value
		7	6	5	4 D0.4	3	2	1	0	
Address :	н8000000	P87 R/W	P86 R/W	P85	P84	P83	P82	P81	P80	XXXXXXX
		FC/VV	K/VV	R/W	R/W	R/W	R/W	R/W	R/W	
	PDR9	7	6	5	4	3	2	1	0	Initial value
Address:	00000009н	_	P96	P95	P94	P93	P92	P91	P90	- XXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	PDRA	7	6	5	4	3	2	1	0	Initial value
Address :	000000Ан	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	ХХХХХХХХ
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	,
	PDRB	7	6	5	4	3	2	1	0	Initial value
A -l -l	0000000	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	VVVVVVV
Address :	0000000Вн	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	XXXXXXXXB
	PDRG									Initial value
	PDRG	7	6	5	4	3	2	1	0	iriiliai value
Address:	0000010н	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0	XXXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	PDRH	7	6	5	4	3	2	1	0	Initial value
Address :	00000011н	_	_	_	_	_	PH2	PH1	PH0	XXX _B
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	PDRJ	7	6	5	4	3	2	1	0	Initial value
Address :	0000013н	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	XXXXXXXXB
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
1										

- PDR0 to PDR2, PDR6, PDR8 to PDRB, PDRG, PDRH and PDRJ are the I/O data registers for the I/O pots.
- The corresponding PDR0 to DDRJ and PFR6 to PFRJ registers control input/output.
- P00 to P07, P10 to P17 and P20 to P27 do not have a PFR (port function register).

• Data Direction Register (DDR)

_ = = = = = = = = = = = = = = = = = = =	DDR0	7	6	5	4	3	2	1	0	Initial value
Addross:	00000600н	P07	P06	P05	P04	P03	P02	P01	P00	
Address:	НООООООН	R/W	0000000в							
	DDR1	7	6	5	4	3	2	1	0	Initial value
Address:	00000601н	P17	P16	P15	P14	P13	P12	P11	P10	0000000в
Addicss.	00000001H	R/W	T 0000000B							
	DDR2	7	6	5	4	3	2	1	0	Initial value
Address:	00000602н	P27	P26	P25	P24	P23	P22	P21	P20	0000000в
		R/W								
	DDR6	7	6	5	4	3	2	1	0	Initial value
Address:	00000606н	P67	P66	P65	P64	P63	P62	P61	P60	0000000в
		R/W								
	DDR8	7	6	5	4	3	2	1	0	Initial value
Address:	00000608н	P87	P86	P85	P84	P83	P82	P81	P80	0000000в
		R/W								
	DDR9	7	6	5	4	3	2	1	0	Initial value
Address:	00000609н	_	P96	P95	P94	P93	P92	P91	P90	- 000000в
		R/W								
	DDRA	7	6	5	4	3	2	1	0	Initial value
Address:	0000060Ан	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	0000000В
		R/W								
	DDRB	7	6	5	4	3	2	1	0	Initial value
Address:	0000060Вн	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	0000000в
		R/W	,							
	DDRG	7	6	5	4	3	2	1	0	Initial value
Address:	00000400н	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0	0000000в
		R/W	•							
	DDRH	7	6	5	4	3	2	1	0	Initial value
Address:	00000401н						PH2	PH1	PH0	000в
		R/W	•							
	DDRJ	7	6	5	4	3	2	1	0	Initial value
Address:	00000403н	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	0000000в
		R/W								

DDR0 to DDR2, DDR6, DDR8 to DDRB, DDRG, DDRH and DDRJ control the direction (input or output) of each bit in the corresponding port.

When PFR = 0 DDR = 0: Port input

DDR = 1 : Port output

When PFR = 1 DDR = 0: Peripheral input

DDR = 1 : Peripheral output

• Pull-up Resistor Control Register (PCR)

Pull-up Resis	SIOI COITIIOI N	egisi	ei (PCi	N)							
	PCR0	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000620н		P07	P06	P05	P04	P03	P02	P01	P00	0000000в
		•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCR1	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000621н		P17	P16	P15	P14	P13	P12	P11	P10	0000000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	'
	PCR2	bit	7	6	5	4	3	2	1	0	Initial value
Address:	00000622н		P27	P26	P25	P24	P23	P22	P21	P20	0000000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	'
	PCR6	bit	7	6	5	4	3	2	1	0	Initial value
Address:	00000626н		P67	P66	P65	P64	P63	P62	P61	P60	0000000в
		•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCR8	bit	7	6	5	4	3	2	1	0	Initial value
Address:	00000628н		P87	P86	P85	P84	P83	P82	P81	P80	0000000в
		•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCR9	bit	7	6	5	4	3	2	1	0	Initial value
Address:	00000629н		_	P96	P95	P94	_	_	P91	_	- 000 0 -в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCRA	bit	7	6	5	4	3	2	1	0	Initial value
Address:	0000062Ан		PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	0000000в
		•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCRB	bit	7	6	5	4	3	2	1	0	Initial value
Address :	0000062Вн		PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	00000000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
	PCRH	bit	7	6	5	4	3	2	1	0	Initial value
Address:	00000421н	[_	_	_	_	_	PH2	PH1	PH0	000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•

PCR0 to PCR2, PCR6, PCR8 to PCRB, PCRG, PCRH and PCRJ control the pull-up resistors for the corresponding port.

PCR = 0 : No pull-up resistor PCR = 1 : Use pull-up resistor

	PFR6	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000616н		A23E	A22E	A21E	A20E	A19E	A18E	A17E	A16E	11111111
		,	R/W								
	PFR8	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000618н		WR3XE	WR2XE	WR1XE	_	_	BRQE	_		111 0
		!	R/W								
	PFR9	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000619н		_	WRXE	BAAE	ASXE	_	MCKE	MCKEE	SYSE	- 0000111
		ļ	R/W								
	PFRA1	bit	7	6	5	4	3	2	1	0	Initial value
Address :	0000061Ан		CS7XE	CS6XE	CS5XE	CS4XE	CS3XE	CS2XE	CS1XE	CS0XE	111111111
		,	R/W								
	PFRB1	bit	7	6	5	4	3	2	1	0	Initial value
Address :	0000061Вн		DES1	AK12	AK11	AK10	DES0	AK02	AK01	AK00	00000000
		,	R/W								
	PFRB2	bit	7	6	5	4	3	2	1	0	Initial value
Address :	0000061Сн		DRDE	DWRE	PPE1	_	_	_	AKH1	AKH0	000 00
		ļ	R/W								
	PFRA2	bit	7	6	5	4	3	2	1	0	Initial value
Address :	0000061Ен		_	_	PPE2	_	_	_	_	_	0
			R/W								
	PFRG	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000410н		SCE2	SOE2	_	_	_	_	_		00
		!	R/W								
	PFRH	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000411н		_	_	_	_	_	_	PPE3		0 -
			R/W								
	PFRJ	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000413н		_	PPE0	SCE1	SOE1	_	SCE0	SOE0	_	- 000 - 00 -
		ı	R/W								
	PFR61	bit	7	6	5	4	3	2	1	0	Initial value
Address :	00000617н			_	_		TEST1	TEST0	I2CE1	I2CE0	0000
			R/W								

PFR6, PFR8 to PFRB, PFRA2, PFRG, PFRH and PFRJ control the output for the corresponding external bus interface or peripheral output bit.

Always write "0" to unused bits in the PFR.

3. Interrupt Controller

The interrupt controller receives and processes interrupts.

• Hardware Configuration

The interrupt controller consists of the following:

- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- · Hold request removal request generator

• Principal Functions

The main functions of the interrupt controller are as follows:

- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU)
 If an NMI or interrupt request with an interrupt level other than "11111_B" occurs, notify recovery from stop mode (to CPU)
- Generate hold request removal requests to the bus master

 Block Diagram WAKEUP ("1" when LEVEL ≠ 11111_B) **UNMI** Determine order of priority LEVEL4 to LEVEL40 NMI processing HLDREQ MHALTI removal **LEVEL** request LEVEL, determination **VECTOR** ICR00 genera-RI00 **VECTOR** tion VCT5 to VCT50 determination ICR47 RI47 (DLYIRQ) R-bus

• Register List


bi	t 7	6	5	4	3	2	1	0	
Address: 00000440н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR00
Address: 00000441H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR01
Address: 00000442H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR02
Address: 00000443H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR03
Address: 00000444H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR04
Address: 00000445H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR05
Address: 00000446H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR06
Address: 00000447H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR07
Address: 00000448H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR08
Address: 00000449H		_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR09
Address: 0000044AH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR10
Address: 0000044BH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR11
Address: 0000044CH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR12
Address: 0000044DH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR13
Address: 0000044EH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR14
Address: 0000044FH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR15
Address: 00000450н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR16
Address: 00000451H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR17
Address: 00000452H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR18
Address: 00000453H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR19
Address: 00000454H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR20
Address: 00000455H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR21
Address: 00000456н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR22
Address: 00000457H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR23
Address: 00000458H	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR24
Address: 00000459н	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR25
Address: 0000045AH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR26
Address: 0000045BH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR27
Address: 0000045CH		_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR28
Address: 0000045DH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR29
Address: 0000045EH		_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR30
Address: 0000045FH	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR31

	bit	7	6	5	4	3	2	1	0	
Address: 00000460н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR32
Address: 00000461н	Ī	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR33
Address: 00000462н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR34
Address: 00000463н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR35
Address: 00000464H		_	_		ICR4	ICR3	ICR2	ICR1	ICR0	ICR36
Address: 00000465н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR37
Address: 00000466н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR38
Address: 00000467н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR39
Address: 00000468н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR40
Address: 00000469н		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR41
Address: 0000046AH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR42
Address: 0000046BH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR43
Address: 0000046CH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR44
Address: 0000046DH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR45
Address: 0000046EH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR46
Address: 0000046FH		_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0	ICR47
Address: 0000045н	[MHALTI	_	_	LVL4	LVL3	LVL2	LVL1	LVL0	HRCL


4. External Interrupt/NMI Control Block

The external interrupt control block controls external interrupt requests input to the $\overline{\text{NMI}}$ and INT0 to INT7 pins. The interrupt trigger level can be selected from "H", "L", "rising edge", or "falling edge" (except for NMI).

• Block Diagram



• Register List




5. Delay Interrupt Module


The delay interrupt module is used to generate interrupts for task switching.

This module can be used to generate and cancel interrupts to the CPU via software.

• Block Diagram







6. PPG Timer

The PPG timer can output highly precise PWM waveforms efficiently.

The MB91301 series contains four channels of PPG timer.

- Features of the PPG Timer
 - Each channel consists of a 16-bit down counter, a 16-bit data register with cycle setting buffer, a 16-bit compare register with duty setting buffer, and pin control section.
 - The count clocks for the 16-bit down counter can be selected from the following four types:
 Internal clock φ, φ/4, φ/16, φ/64
 - The counter is initialized to "FFFFH" at a reset or counter borrow.
 - Each channel has a PPG output.
 - Register outline

Cycle setting register: Reload data register with buffer

Duty setting register: Compare register with buffer

Transfer from the buffer takes place upon a counter borrow.

Pin control overview

A duty match sets the pin control section to 1. (Preferential)

A counter borrow resets it to 0.

The output value fix mode is available, which can each output all "L" (or "H").

A polarity can also be specified.

• An interrupt request can be generated at a combination of the following events :

Activation of the PPG timer

Counter borrow (cycle match)

Duty match


Counter borrow (cycle match) or duty match


DMA transfer can be initiated by the above interrupt request.

• It is possible to set the simultaneous activation of two or more channels by means of software or another interval timer.

Restarting during operation can also be set.

• The request level to be detected can be selected from among "rising edge", "falling edge", and "both edges".





• Register List bit 15 7 General control register 10 GCN10 General control register 20 GCN20 ch0 timer register PTMR0 ch0 cycle setting register PCSR0 ch0 duty setting register PDUT0 ch0 control status register PCNL0 PCNH0 ch1 timer register PTMR1 ch1 cycle setting register PCSR1 ch1 duty setting register PDUT1 ch1 control status register PCNH1 PCNL1 ch2 timer register PTMR2 ch2 cycle setting register PCSR2 ch2 duty setting register PDUT2 ch2 control status register PCNL2 PCNH2 ch3 timer register PTMR3 ch3 cycle setting register PCSR3 ch3 duty setting register PDUT3 ch3 control status register PCNH3 PCNL3

7. 16-Bit Reload Timer


The 16-bit timer consists of a 16-bit down-counter, 16-bit reload register, prescaler for generating the internal count clock, and a control register.

The clock source can be selected from three internal clock signals (machine clock divided by 2, 8, or 32) or the external event.

The interrupt can be used to initiate DMA transfer.

The MB91301 series has three 16-bit reload timer channels.

Block Diagram



0

• Register List Control status register (TMCSR) bit 15 14 13 12 10 9 8 11 CSL1 CSL0 MOD1 MOD2 bit 7 5 4 3 0 OUTL INTE CNTE MOD0 RELD UF TRG 16-bit timer register **(**TMR**)** bit 15 16-bit reload register (TMRLR) bit 15

15


8. U-TIMER (16 bit timer for UART baud rate generation)

The U-TIMER is a 16-bit timer used to generate the baud rate for the UART. Any desired baud rate can be set using the combination of the chip operating frequency and U-TIMER reload value.


The U-TIMER can also be used as an interval timer by generating an interrupt from a count underflow event. The MB91301 series has three U-TIMER channels. When used as an interval timer, two U-TIMER channels can be connected in cascade for a maximum count interval of up to $2^{32} \times \phi$.

Cascade connection is only available for ch0 and ch1 or ch0 and ch2.

• Block Diagram



• Register List





UTIM contains the timer value. Use a 16-bit transfer instruction to access the register.

Reload register (UTIMR)

Address bit	15	14	 2	1	0	Initial value	
000064н (ch 0) 00006Сн (ch 1)	b15	b14	b2	b1	b0	00000000	00000000в
000074н (ch 2)	W	W	 W	W	W	0000000	00000000

UTIMR is the register that contains the value to be reloaded to UTIM when UTIM causes an underflow. Use a 16-bit transfer instruction to access the register.

9. UART


The UART is a serial I/O port for asynchronous (start-stop synchronized) or CLK synchronized transmission. The MB91301 series has three UART channels.

UART Features


- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Fully programmable baud rate

The internal timer can be set to any desired baud rate (see "8. U-TIMER" description)

- Variable baud rate can be input from an external clock.
- Error detection functions (parity, framing, overrun)
- Transmission signal format is NRZ
- The interrupt can be used to initiate DMA transfer.
- The DMAC interrupt can be cleared by writing to the DRCL register.



Register List



10. A/D Converter (Successive Approximation Type)

The A/D converter converts analog input voltages to digital values.

• A/D Converter Features

- Peripheral clock (CLKP) 140 clock cycle
- Minimum conversion time 4.1 μ s/ch (for machine clock 34 MHz = CLKP)
- · Built-in sample & hold circuit
- Resolution = 10-bit
- 4 channel program-selectable analog inputs

Single conversion mode: Convert 1 specified channel

Scan conversion mode : Continuous conversion of multiple channels. Conversion can be specified for up

to 4 channels.

• Single, continuous, and stop conversion operation is supported.


Single conversion mode : Convert specified channel then stop.

Continuous conversion mode: Perform continuous conversion for the selected channel.

Stop conversion mode : Perform conversion for one channel, then wait for the next activation trigger

(synchronizes the conversion start timing)

- DMA transfer can be initiated by an interrupt.
- Selectable conversion activation trigger: Software, external trigger (falling edge), or reload timer (rising edge)



11. DMAC (DMA Controller)


The DMA controller is used to perform DMA (direct memory access) transfer on the FR family device. Using DMA transfer under the control of the DMA controller improves system performance by enabling data to be transferred at high speed independently of the CPU.

Hardware Configuration

- Independent DMA channels × 5 channels
- 5-channel independent access control circuits
- 32-bit address register (Supports reloading : 2 per channel)
- 16-bit transfer count register (Supports reloading : 1 per channel)
- 4-bit block count register (1 per channel)
- External transfer request input pins: DREQ0, DREQ1 (ch0, ch1 only)
- External transfer request acknowledge output pins: DACK0, DACK1 (ch0, ch1 only)
- DMA completion output pins : DEOP0, DEOP1 (ch0, ch1 only)
- fly-by transfer (memory to I/O, I/O to memory) (ch0, ch1 only)
- · Two-cycle transfer

Main Functions of the DMA Controller

- Supports independent data transfer for multiple channels (5 channels)
- (1) Priority order (ch 0 > ch 1 > ch 2 > ch 3 > ch 4)
- (2) Order can be reversed for ch 0 and ch 1
- (3) DMAC activation triggers
 - Input from dedicated external pin (edge detection/level detection, ch 0, ch 1 only)
 - Request from built-in peripheral (shared interrupt request, including external interrupts)
 - Software request (register write)
- (4) Transfer modes
 - Demand transfer, burst transfer, step transfer, or block transfer
 Addressing mode: Full 32-bit address (increment/decrement/fixed)
 (address increment can be in the range–255 to +255)
 - Data type : byte/half-word/word
 - Single-shot or reload operation selectable




• Register List

			bit	31	24 23	16 15	08 07	00
ch 0 control status	register A	DMACA0 0000200H						
ch 0 control status	register B	DMACB0 0000204H						
ch 1 control status	register A	DMACA1 0000208H						
ch 1 control status	register B	DMACB1 000020CH						
ch 2 control status	register A	DMACA2 0000210H						
ch 2 control status	register B	DMACB2 0000214H						
ch 3 control status	register A	DMACA3 0000218H						
ch 3 control status	register B	DMACB3 000021CH						
ch 4 control status	register A	DMACA4 0000220H						
ch 4 control status	register B	DMACB4 0000224H						
			bit	31	24 23	16 15	08 07	00
Overall control register		DMACR 0000240H						
ch 0 transfer source address register		DMASA0 0001000н						
ch 0 transfer destination address regis	ter	DMADA0 0001004H						
ch 1 transfer source address register		DMASA1 0001008H						
ch 1 transfer destination address regis	ter	DMADA1 000100CH						
ch 2 transfer source address register		DMASA2 0001010H						
ch 2 transfer destination address regis	ter	DMADA2 0001014H						
ch 3 transfer source address register		DMASA3 0001018H						
ch 3 transfer destination address regis	ter	DMADA3 000101CH						
ch 4 transfer source address register		DMASA4 0001020H						
ch 4 transfer destination address regis	ter	DMADA4 0001024H						

12. I²C Interface

 I^2C interface is the serial I/O port that support INTER IC BUS and functions as the master/slave device on the I^2C bus. It has the features below.

- Master/slave transmission and reception
- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction detection function
- The function of generating/detecting repeat "START" conditions.
- Bus error detection function
- 10-bit/7-bit slave address
- Control slave address receiving at the master mode
- For support multiple slave address
- Can be interrupt at transmitting or bus mirror
- For normal mode (Max 100 Kbps) /fast mode (Max 400 Kbps)



• Register List

 Bus control register (IB 	CR0/1)								
Address :	15	14	13	12	11	10	9	8	
000094н/0000В4н	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	
	R/W	R/W	W	R/W	R/W	R/W	R/W	R/W	
Initial value = >	0	0	0	0	0	0	0	0	
 Bus status register (IBS) 	SR0/1)								
Address:	7	6	5	4	3	2	1	0	
000095н/0000В5н	ВВ	RSC	AL	LRB	TRX	AAS	GCA	ADT	
	R	R	R	R	R	R	R	R	
Initial value = >	0	0	0	0	0	0	0	0	
 10-bit slave address re 	gister (l'	TBA0/1))						
Address:	15	14	13	12	11	10	9	8	
000096н/0000В6н	_	_	_	_	_	_	TA9	TA8	
	R	R	R	R	R	R	R/W	R/W	
Initial value = >	0	0	0	0	0	0	0	0	
Address :	7	6	5	4	3	2	1	0	
000097н/0000В7н	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value = >	0	0	0	0	0	0	0	0	

(Continued)

(Continued)


Continuedy								
• 10-bit slave address mask	register	(ITMK0	/1)					
Address :	15	14	13	12	11	10	9	8
000098н/0000В8н	ENTB	RAL	_	_	_	_	TM9	TM8
	R/W	R	R	R	R	R	R/W	R/W
Initial value = >	0	0	1	1	1	1	1	1
Address :	7	6	5	4	3	2	1	0
000099н/0000В9н	TM7	TM6	TM5	TM4	TM3	TM2	TM1	TM0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value = >	1	1	1	1	1	1	1	1
7-bit slave address register	(ISBA0	/1)						
Address:	7	6	5	4	3	2	1	0
00009Вн/0000ВВн	_	SA6	SA5	SA4	SA3	SA2	SA1	SA0
	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value = >	0	0	0	0	0	0	0	0
 7-bit slave address mask re 	egister (ISMK0/	1)					
Address:	15	14	13	12	11	10	9	8
00009Ан/0000ВАн	ENSB	SM6	SM5	SM4	SM3	SM2	SM1	SM0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value = > •Data register (IDAR0/1)	0	1	1	1	1	1	1	1
Address:	7	6	5	4	3	2	1	0
00009Dн/0000BDн	D7	D6	D5	D4	D3	D2	D1	D0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value = >	0	0	0	0	0	0	0	0
Clock control register (ICCF	RO/1)							
Address :	15	14	13	12	11	10	9	8
00009Ен/0000ВЕн	TEST	_	EN	CS4	CS3	CS2	CS1	CS0
	W	R	R/W	R/W	R/W	R/W	R/W	R/W
Initial value = > •Clock disable register (IDBL	0 _0/1)	0	0	1	1	1	1	1
Address:	7	6	5	4	3	2	1	0
00009Fн/0000BFн		_			_	_	_	DBL
	R	R	R	R	R	R	R	R/W
Initial value = >	0	0	0	0	0	0	0	0


13. 16 bit Free Run Timer

16-bit free-run timer consists of a 16-bit up counter and a control status register.

The timer count value is used as the base timer of output compare and input capture.

- The count clock can be selected from four different clocks.
- Can be generated the interrupt by the counter over-flow.
- Setting the mode enables initialization of counter through compare-match operation with the value of the compare clear register0 in the output compare.






14. Input Capture


This module has a function that detects a rising edge, falling edge or both edges and holds a value of the 16-bit free-run timer in a register at the time of detection. It can also generate an interrupt when detecting an edge.

The input capture consist of input capture and control registers. Each input capture have the corresponded external input pins.

- The valid edge of the external input can be selected from three types:
 Rising edge
 Falling edge
 - Both edges
- It can generate an interrupt when it detects the valid edge of the external input.



•Register List



Input capture data register (upper) (IPCP)

Input capture data register (lower) (IPCP)


Capture control register (ICS23)

Capture control register (ICS01)

15. Clock Generation Control

The internal operating clock is generated as follows in MB91301 series.

- Source clock selection : Selects the clock source.
- Base clock generation : The base clock is generated by dividing the source clock by 2 or using a PLL.
- Generation in each internal block: The base clock is divided to generate the operating clock for each block.



• Register List

bit Address : 00000480н [15	14	40					
L	—		13	12	11	10	9	8
	INIT		WDOG	_	SRST	_	WT1	WT0
	R	R	R	R	R	R	R/W	R/W
Initial value (INIT pin)	1	0	0	0	0	0	0	0
Initial value (INIT)	_	0	_	Χ	X	_	0	0
Initial value (RST)	Χ	X	Χ	_	-	X	0	0
STCR : Standby control regis	ster							
bit	7	6	5	4	3	2	1	0
Address : 00000481н	STOP	SLEEP	HIZ	SRST	OS1	OS0	_	OSCD1
_	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Initial value (INIT pin)	0	0	1	1	0	0	_	1
Initial value (INIT)	0	0	1	1	Χ	Χ	_	1
Initial value (RST)	0	0	Χ	1	Χ	X	_	Χ
TBCR : Timebase counter co	ontrol regi	ster						
bit	15	14	13	12	11	10	9	8
Address : 00000482H	TBIF	TBIE	TBC2	TBC1	TBC0	_	SYNCR	SYNCS
-	R/W	R/W	R/W	R/W	R/W		R/W	R/W
Initial value (INIT)	0	0	Χ	Χ	X	_	0	0
Initial value (RST)	0	0	X	X	Χ	_	Χ	X
CTBR : Timebase counter c	lear regist	ter						
bit	7	6	5	4	3	2	1	0
Address : 00000483 _H	D7	D6	D5	D4	D3	D2	D1	D0
L	W	W	W	W	W	W	W	W
Initial value (INIT)	X	Х	X	Χ	Χ	Χ	Х	Х
Initial value (RST)	Χ	X	Χ	X	Χ	X	Χ	Х
CLKR : Clock source control	register							
bit	15	14	13	12	11	10	9	8
Address : 00000484н		PLL1S2	PLL1S1	PLL1S0		PLL1EN	CLKS1	CLKS0
		R/W	R/W	R/W		R/W	R/W	R/W
Initial value (INIT)		0	0	0	_	0	0	0
Initial value (RST)	_	X	X	X	_	X	X	X

(Continued)

(Continued)

bit	7	6	5	4	3	2	1	0
Address : 00000485 _H	D7	D6	D5	D4	D3	D2	D1	D0
<u>-</u>	W	W	W	W	W	W	W	W
Initial value (INIT)	X	Χ	Χ	Χ	Χ	X	Χ	X
Initial value (RST)	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
NVR0 : Base clock division	on setting	register ()					
bit	15	14	13	12	11	10	9	8
Address : 00000486н	В3	B2	B1	B0	P3	P2	P1	P0
_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial value (INIT)	0	0	0	0	0	0	1	1
Initial value (RST)	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
NVR1 : Base clock division	on setting	register 1	1					
bit	7	6	5	4	3	2	1	0
Address : 00000487 _H	T3	T2	T1	T0	_		_	
_	R/W	R/W	R/W	R/W	_	_	_	_
Initial value (INIT)	0	0	0	0	_	_	_	_
Initial value (RST)	X	Χ	Χ	Χ	_	_	_	_

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
rarameter	Зунион	Min	Max	Onit	Remarks
Supply voltage	Vcc	Vss - 0.5	Vss + 4.0	V	*1
Analog supply voltage	AVcc	Vss - 0.5	Vss + 4.0	V	*2
Analog reference voltage	AVRH, AVRL	Vss - 0.5	AVcc	V	*2
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Analog pin input voltage	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage	Vон	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current	loL	_	10	mA	*3
"L" level average output current	lolav	_	8	mA	*4
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	*5
"H" level maximum output current	Іон	_	-10	mA	*3
"H" level average output current	І онаv	_	-4	mA	*4
"H" level total maximum output current	Σ loн	_	-50	mA	
"H" level total average output current	Σ lohav	_	-20	mA	*5
Power consumption	PD	_	1000	mW	
Operating temperature	Та	0	+70	°C	
Storage temperature	Тѕтс	-50	+150	°C	

^{*1:} Vcc must not be lower than Vss - 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} AVcc, AVRH and AVRL should not exceed Vcc+0.3 V, including at power-on. AVRH and AVRL should not exceed AVcc. Also AVRL should not exceed AVRH.

^{*3:} The maximum output current is the peak value for a single pin.

^{*4 :} The average output current is the average current for a single pin over a period of 100ms.

^{*5 :} The total average output current is the average current for all pins over a period of 100ms.

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Onit	Remarks
Supply voltage	Vcc	3.0	3.6	V	Normal operation
Analog supply voltage	AVcc	Vss + 3	3.6	V	
Analog reference voltage	AVRH	AVss	AVcc	V	
Analog reference voltage	AVRL	AVss	AVRH	V	
Operating temperature	Та	0	+70	°C	

<Notes on turning the power on>

The maximum power rising slope ($\Delta V/\Delta t$) must be 0.05 V/ μ s when the 3 V power supply is turned on.

It takes about 100 µs until the 2.5 V power supply becomes stable after the 3 V power supply becomes stable. Keep INIT input during that interval.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 3.0 V to 3.6 V , Vss = AVss = 0 V, Ta = 0 °C to +70 °C)

Danamatan	Sym-	D:	Condition		Value		11!4	Damania
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"H" level input	VIH	Non-hystere- sis input pin	_	2.0		Vcc + 0.3	V	
voltage	VIHS	Hysteresis input pin	_	0.8 × Vcc		Vcc + 0.3	٧	Hysteresis input
"L" level input	VIL	Non-hystere- sis input pin	_	Vss		0.8	V	
voltage	VILS	Hysteresis input pin	_	Vss		0.2 × Vcc	V	Hysteresis input
"H" level output voltage	Vон	All output pins	$V_{CC} = 3.0 \text{ V}$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.4		Vcc	V	
"L" level output voltage	Vol	All output pins	Vcc = 3.0 V IoL = 4.0 mA	Vss		0.4	V	
Input leak current (Hi-Z output leak current)	lu	All input pins*	Vcc = 3.6 V 0.45 V < V _I < Vcc	-5	l	+5	μА	
Pull-up resistance	Rup	With pins Pull- up settings	Vcc = 3.6 V Vi = 0.45 V	10	25	120	kΩ	
Power supply	Icc	V	fc = 17 MHz Vcc = 3.6 V	_	120	150	mA	When operating at: CLKB: 68 MHz CLKT: 68 MHz CLKP: 34 MHz (x4 multiplier)
current	Iccs	Vcc	fc = 17 MHz Vcc = 3.6 V	_	50	90	mA	When sleeping at : CLKP : 34 MHz in sleep mode
	Іссн		Ta = +25 °C $Vcc = 3.6 V$		200	700	μА	In stop mode
Input capacitance	Cin	Except for Vcc Vss AVcc AVss AVRH AVR	_		5	15	pF	

^{*:} Excludes X0, X1, pins with internal pull-up resistor (INIT, TRST), and pins with a pull-up resistor set by PCR.

4. AC Characteristics


(1) Clock Timing Ratings

(Vcc = 3.0 V to 3.6 V , Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)


Parameter	Sym-	Pin	Condi-	Va	lue	Unit	Remarks
Farameter	bol	name	tion	Min	Max	Oilit	ivelliai ks
Clock frequency (1)	fc	X0, X1		12.5	17	MHz	Using PLL (When operating at max in-
Clock cycle time	t c	X0, X1	_	_	58.8	ns	ternal frequency (68 MHz) = 17 MHz self-oscillation with ×4 PLL)
Clock frequency (2)	f c	X0, X1	_	10	34	MHz	Self-oscillation (1/2 division input)
Internal approximation along	fср			0.78*	68	MHz	CPU
Internal operation clock frequency	f CPP	<u> </u>	—	0.78*	34	MHz	Peripherals
in equality	fсрт			0.78*	68	MHz	External bus
Internal energtion alogs	t CP			14.7	1280*	ns	CPU
Internal operation clock cycle time	t CPP	1 —	_	29.4	1280*	ns	Peripherals
	t CPT			14.7	1280*	ns	External bus


^{*:} Values are for minimum clock frequency (12.5 MHz) input to X0, oscillation circuit uses PLL, and gear ratio = 1/16.


• Conditions for measuring the clock timing ratings



• Warranted operation range








Notes: • If using the PLL, input an external clock in the range 12.5 MHz to 17 MHz.

- Allow a PLL oscillation stabilization time $> 300 \mu s$.
- Set the gear ratio for the internal clock to be within the values shown in the "(1) Clock Timing Ratings" table.

(2) Clock Output Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Parameter	Sym-	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	bol	Pili liaille	Condition	Min	Max	Offic	Remarks
Cycle time	t cyc	SYSCLK, MCLK		t cpT	_	ns	*1
SYSCLK↑→SYSCLK↓	t chcl	SYSCLK, MCLK	_	$\frac{1}{2}$ tcyc-2.35	$\frac{1}{2}$ tcyc+2.65	ns	*2
SYSCLK↓→SYSCLK↑	t clch	SYSCLK, MCLK		$\frac{1}{2}$ tcyc-2.35	$\frac{1}{2}$ tcyc+2.65	ns	*3



- *1 : teye is the frequency of one clock cycle after gearing.
- *2 : The following ratings are for the gear ratio set to \times 1. For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

Min : $(1/2 \times 1/n) \times \text{tcyc} - 2.35$ Max : $(1/2 \times 1/n) \times \text{tcyc} + 2.65$


*3 : The following rating are for the gear ratio set to \times 1.

Min : $(1/2 \times 1/n) \times \text{tcyc} - 2.35$ Max : $(1/2 \times 1/n) \times \text{tcyc} + 2.65$

(3) Reset and Tool Reset Input Ratings

(Vcc = 3.0 V to 3.6 V , Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Parameter	Sym-	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	bol	Pili liaille	Condition	Min	Max	Unit	Remarks
INIT input time (at power-on)				20 + α	_	μs	
INIT input time (other than at power-on)	tintl	INIT, TRST	_	tcp × 5	_	ns	
INIT input time (recovery from stop)				20 + α	_	μs	




(4) Normal Bus Access Read/Write Operation

(Vcc = 3.0 V to 3.6 V , Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Dovomatar	Sym- bol	D :	0	Va	lue	11:4	Remarks
Parameter		Pin name	Condition	Min	Max	Unit	
CS0 to CS7 setup	t cslch	SYSCLK,		3		ns	
CS0 to CS7 hold	t chcsh	$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$		3	tcyc / 2 + 4	ns	
Address setup	t asch	SYSCLK, A23 to A00		3	_	ns	
	t aswl	WR0 to WR3, A23 to A00		4	_	ns	
	tasrl	RD, A23 to A00		5	_	ns	
	t CHAX	SYSCLK, A23 to A00		3	tcyc / 2 + 4	ns	
Address hold	twhax	WR0 to WR3, A23 to A00		tcyc / 2 – 5	_	ns	
	t RHAX	RD, A23 to A00		tcyc / 2 - 7	_	ns	
Valid address→ Valid data input time	t avdv	A23 to A00, D31 to D00			3 / 2×tcyc – 11	ns	*
WR0 to WR3 delay time	t CHWL	SYSCLK, WR,		_	6	ns	
WR0 to WR3 delay time	t chwh	WR0 to WR3	ı	_	6	ns	
WR0 to WR3 minimum pulse width	twLwH	WR, WR0 to WR3	_	tcyc – 5	_	ns	
Data setup →WRx↑	t oswh	WR, WR0 to WR3,		tcyc	_	ns	
WRx↑→ Data hold time	t whdx	D31 to D00		5	_	ns	
RD delay time	t CHRL	SYSCLK,		_	6	ns	
RD delay time	t CHRH	RD		_	10	ns	
RD↓→ Valid data input time	t RLDV			_	tcyc - 10	ns	*
Data setup →RD↑ time	t dsrh	RD, D31 to D00		10	_	ns	
RD↑→ Data hold time	t RHDX			0	_	ns	
RD minimum pulse width	t rlrh	RD		tcyc - 5	_	ns	
AS setup	t aslch	SYSCLK,		tcyc / 2 - 6	_	ns	
AS hold	t CHASH	ĀS		3		ns	
UUB/ULB/LUB/LLB set up	t BLCH	SYSCLK, UUB/		tcyc / 2 - 6	_	ns	
UUB/ULB/LUB/LLB hold	t снвн	ULB/LUB/LLB		3		ns	


^{*:} When the bus is delayed by automatic wait insertion or RDY input, add (tcvc × number of wait cycles) to the rated values.



(5) BAA Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)


Parameter	Sym- bol	Pin name	Condition	Value		Unit	Remarks
				Min	Max	Oilit	iveillai ka
BAA setup	t снван	SYSCLK, BAA	_	tcyc / 2 - 6		ns	
BAA hold	t CHBAL			3		ns	



(6) Ready Input Timings

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 °C to +70 °C)

Parameter	Sym- bol	Pin name	Condition	Value		Unit	Remarks
				Min	Max	Offic	Nemarks
RDY setup time →SYSCLK↓	t RDYS	SYSCLK RDY	_	10	_	ns	
$\begin{array}{c} SYSCLK \!\!\downarrow \rightarrow \\ RDY \ hold \ time \end{array}$	t RDYH	SYSCLK RDY	_	0	_	ns	




(7) Hold Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Parameter	Sym-	Pin name	n name Condition		lue	Unit	Remarks
Farameter	bol Pin name Condition Min		Min	Max	Onn	Remarks	
BGRNT delay time	t CHBGL	SYSCLK,		_	6	ns	
BGRNT delay time	tснвсн	BGRNT		_	6	ns	
Pin floating →BGRNT ↓time	t xhal	BGRNT, each pins	_	tcyc - 10	tcyc + 10	ns	
BGRNT ↑→pin valid time	t HAHV	each pins		tcyc – 10	tcyc + 10	ns	


Note: The time from receiving BRQ to BGRNT changing is one cycle or more.



(8) SDRAM Timing

(Vcc = 3.0 V to 3.6 V , Vss = AVss = 0 V, Ta = 0 °C to +70 °C)

	Coursels al	D:	Condi-	Va	lue	11:4	Dama auto	
Parameter	Symbol	Pin name	tion	Min	Max	Unit	Remarks	
Output clock cycle time	tcycsd			_	68	MHz		
"H" level clock pulse width	tchsd	MCLK	_	5	_	ns		
"L" level clock pulse width	tclsd			5	_	ns		
MCLKO↑→ output delay time	todsdcke	MCLKE		_	11	ns		
Output hold time	tohsdcke				2	_	ns	
MCLKO↑→ output delay time	todsdras	SRAS			11	ns		
Output hold time	tohsdras			2	_	ns		
MCLKO↑→ output delay time	todsdcas	SCAS		_	11	ns		
Output hold time	tohsdcas			2	_	ns		
MCLKO↑→ output delay time	todsdwe	SWE		_	11	ns		
Output hold time	tohsdwe			2	_	ns		
MCLKO↑→ output delay time	topspcs	<u>CS6</u> , <u>CS7</u>	_		11	ns		
Output hold time	tonsdcs			2	_	ns		
MCLKO↑→ output delay time	todsda	A00 to A15		_	11	ns		
Output hold time	t ohsda			2	_	ns		
MCLKO↑→ output delay time	todsddqm	DQMUU, DQMUL,		_	11	ns		
Output hold time	t ohsddqm	DQMLU, DQMLL		2	_	ns		
MCLKO↑→ output delay time	todsdd	D00 to D31		_	11	ns		
Output hold time	tonsdd			2	_	ns		
Data input setup time	tissdd	D00 to D31		4	_	ns		
Data input hold time	t IHSDD	200 10 231		2		ns		




(9) UART Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Parameter	Sym-	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	bol	Fill Hallie	Condition	Min	Max	Oille	iveillai ks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcycp	_	ns	
SCK↓ →SO delay time	t sLov	SCK0 to SCK2, SOT0 to SOT2	Internal	-80	+80	ns	
Valid SI →SCK↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	shift clock mode	100	_	ns	
$SCK^{\uparrow} \rightarrow valid SIN hold time$	t shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK2		4 tcycp		ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2		4 tcycp	_	ns	
SCK↓ →SOT delay time	t sLov	SCK0 to SCK2, SOT0 to SOT2	External shift clock	_	150	ns	
Valid SIN→SCK↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	mode	60		ns	
SCK↑→ valid SIN hold time	t shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • These are the AC ratings for CLK synchronous mode.

• tcycp is the peripheral clock cycle time.




(10) Reload Timer Clock and PPG Timer Input Timings

 $(Vcc = 3.0 \text{ V to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V}, \text{Ta} = 0 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter	Sym- Pin name		Condition	Val	lue	Unit	Remarks
raiametei	bol	i iii iiaiiie	Condition	Min	Max	Oilit	IVEIIIAI KS
Input pulse width	t тіwн t тіwL	TIN0 to TIN2, PPG0 to PPG3, TRG0 to TRG3		2 tcycp*		ns	

^{*:} tcycp is the peripheral clock cycle time.




(11) Trigger Input Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Parameter	Sym-	Pin name	Condition	Va	lue	Unit	Remarks
i arameter	bol	riii iiaiiie	Condition	Min	Max	Oiiit	Remarks
A/D activation trigger input time	t atgl	ATG	_	5 tcycp*	_	ns	

^{*:} tcycp is the peripheral clock cycle time.



(12) DMA Controller Timing

(Vcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

[For edge detection] (Block/step transfer mode, burst transfer mode)

Parameter	Sym- Pin name		Condition	Va	lue	Unit	Remarks
Parameter	bol	i ili ilaliic	Condition	Min	Max	Oilit	Iveillaiks
DREQ input pulse width	t drwl	DREQ 0, DREQ1		2 tcyc		ns	


Note : When $f_{\text{CPT}} > f_{\text{CP}}$, toyo becomes same as top

[For level detection] (Demand transfer mode)

Parameter	Sym-	Pin name	Condition	Val	lue	Unit	Remarks
rarameter	bol	riii iiaiii e	Condition	Min	Max	Ollit	ixemarks
DSTP setup time	t DREQS	SYSCLK, DREQ 0, DREQ1		10	_	ns	
DSTP hold time	t DREQH	SYSCLK, DREQ 0, DREQ1	_	0.0	_	ns	

[For all operation modes]

Parameter	Sym-	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	bol	Pin name	Condition	Min	Max	Offic	Remarks
DACK delay time	tcldl	SYSCLK, DACK 0,		_	10	ns	
DACK delay time	tcldh	DACK1		_	10	113	
DEOP delay time	tclel	SYSCLK, DEOP 0,		_	10	ns	
DEOF delay time	t CLEH	DEOP1		_	10	115	
IORD delay time	tclirl	SYSCLK,		_	10	20	
TORD delay time	t CLIRH	ĪORD		_	10	ns	
IOWR delay time	tcliwL	SYSCLK,		_	10	nc	
TOWN delay time	tcliwh	ĪOWR		_	10	ns	



(13) I2C Timing

• At master mode operation

(Avcc = Vcc = 3.3 ± 0.3 V, Avss = Vss = 0.0 V, Ta = 0 °C to +70 °C)

Parameter	Sym-	Pin	Conditions	Typica	I mode	Fast n	node*3	Unit	Remarks
rarameter	bol	FIII	Conditions	Min	Max	Min	Max	Offic	Remarks
SCL clock frequency	fscL	SCL0, SCL1		0	100	0	400	kHz	
"L" period of SCL clock	t LOW	SCL0, SCL1		4.7	_	1.3	_	μs	
"H" period of SCL clock	t HIGH	SCL0, SCL1		4.0		0.6		μs	
BUS free time between "STOP condition" and "START condition"	t BUS	SDA0, SDA1		4.7		1.3		μs	
SCL↓→SDA output delay time	t hddat	SCL0, SCL1, SDA0, SDA1			5 × M*1	_	5 × M*1	ns	
Setup time of "repeat START condition" SCL↑→SDA↓	t susta	SCL0, SCL1, SDA0, SDA1	$R = 1 k\Omega,$ $C = 50 pF^{*4}$	4.7	_	0.6	_	μs	
Hold time of "repeat START condition" SDA↓→SCL↓	t hdsta	SCL0, SCL1, SDA0, SDA1	,	4.0	_	0.6	_	μs	After that, the first clock pulse is generated.
Setup time of "STOP condition" SCL↑→SDA↑	t susto	SCL0, SCL1, SDA0, SDA1		4.0	_	0.6	_	μs	
SDA data input hold time (vs. SCL↓)	t hddat	SDA0, SDA1		2 × M*1	_	2 × M*1	_	μs	
SDA data input setup time (vs. SCL↑)	t SUDAT	SDA0, SDA1		250	_	100*2	_	ns	

^{*1:} M = resource clock cycle (ns)

^{*2 :} A high-speed mode I²C bus device can be used for a standard mode I²C bus system as long as the device satisfies a requirement of "tsudat ≥ 250 ns".

When a certain device does not extend the "L" period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time + tsudata) in which the SCL line is released.

^{*3:} For use at over 100 kHz, set the resource clock frequency to at least 6 MHz.

^{*4:} R and C represent the pull-up resistor and load capacitor of the SCL and SDA output lines.


• At slave mode operation

(Avcc = Vcc =
$$3.3 \pm 0.3$$
 V, Avss = Vss = 0.0 V, Ta = 0 °C to +70 °C)

Parameter	Sym-	Pin	Conditions	Typica	al mode	Fast r	node*3	Unit	Remarks
Farameter	bol	FIII	Conditions	Min	Max	Min	Max	Oilit	Remarks
SCL clock frequency	fscL	SCL0, SCL1		0	100	0	400	kHz	
"L" period of SCL clock	t LOW	SCL0, SCL1		4.7		1.3	_	μs	
"H" period of SCL clock	t HIGH	SCL0, SCL1		4.0		0.6	_	μs	
BUS free time between "STOP condition" and "START condition"	t BUS	SDA0, SDA1		4.7	_	1.3	_	μs	
SCL↓→SDA output delay time	t hddat	SCL0, SCL1, SDA0, SDA1			5 × M*1		5 × M*1	ns	
Setup time of "repeat START condition" SCL↑→SDA↓	t susta	SCL0, SCL1, SDA0, SDA1	$R = 1 \text{ k}\Omega,$ $C = 50 \text{ pF*}^4$	4.7	_	0.6	_	μs	
Hold time of "repeat START condition" SDA↓→SCL↓	t hdsta	SCL0, SCL1, SDA0, SDA1		4.0	_	0.6	_	μs	After that, the first clock pulse is generated.
Setup time of "STOP condition" SCL↑→SDA↑	t susto	SCL0, SCL1, SDA0, SDA1		4.0	_	0.6	_	μs	
SDA data input hold time (vs. SCL↓)	t hddat	SDA0, SDA1		2 × M*1		2 × M*1		μs	
SDA data input setup time (vs. SCL↑)	t HDSTA	SDA0, SDA1		250	_	100*2	_	ns	

- *1: M = resource clock cycle (ns)
- *2 : A high-speed mode I²C bus device can be used for a standard mode I²C bus system as long as the device satisfies a requirement of "tsudat ≥ 250 ns".

 When a certain device does not extend the "L" period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time + tsudata) in which the SCL line is released.
- *3: For use at over 100 kHz, set the resource clock frequency to at least 6 MHz.
- *4: R and C represent the pull-up resistor and load capacitor of the SCL and SDA output lines.



5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.0 V to 3.6 V, Vss = AVss = 0 V, AVRH = 3.0 V to 3.6 V , Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

Doromotor	Cumbal	Din nome		Value		Unit
Parameter	Symbol	Pin name	Min	Тур	Max	Unit
Resolution	_	_	_	_	10	BIT
Total error	_	_	-8.5	_	+8.5	LSB
Linearity error	_	_	-3.0	_	+3.0	LSB
Differential linearity error	_	_	-2.5		+2.5	LSB
Zero transition error	Vот	AN0 to AN3	-8.0	+0.5	+8.0	LSB
Full-scale transition error	V _{FST}	AN0 to AN3	AVRH – 8.0	AVRH – 1.5	AVRH + 8.0	LSB
Conversion time*1	_	_	4.1 μs machine clock (CLKP) 34 MHz at operating	_	_	μs
Analog port input current	IAIN	AN0 to AN3	_	0.1	10	μΑ
Analog input voltage	Vain	AN0 to AN3	AVss	_	AVRH	V
Reference voltage	_	AVRH	AVss	_	AVcc	V
Dower cumbly current	lΑ	AVcc	_	0.6	2	mA
Power supply current	I AH*2	AVCC			10	μΑ
Potoronoo voltogo gunnly surrent	IR	AVRH	_	0.6	2	mA
Reference voltage supply current	I _{RH} *2	AVKU	_	_	10	μΑ
Variation between channels	_	AN0 to AN3	_	_	5	LSB

^{*1 :} For Vcc = AVcc = 3.0 V to 3.6 V , machine clock = 34 MHz

Notes: • The relative error increases as AVRH becomes smaller.


• Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :

Output impedance of external circuit $< 7 \text{ k}\Omega$


If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.

^{*2 :} Current when A/D converter not operating and CPU in stop mode (Vcc = AVcc = AVRH = 3.6 V)

- About the external impedance of the analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sampling and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.




- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.
- About errors

As |AVRH – AVss| becomes smaller, values of relative errors grow larger.

6. Power-on ratings

Parameter	Symbol	Va	lue	Unit	Remarks	
	Syllibol	Min	Max	Oilit	Remarks	
Power rise time	tr	_	38	ms	Tilt = 0.05 V / ms	
Power start time	Voff	_	0.1	V		
Power end voltage	Von	2.0	_	V		
Power shutdown time	toff	1	_	ms		



■ PIN STATUS IN EACH CPU STATE

- Terms used in the pin status list
 - Input ready Indicates that the input function can be used.
 - Input 0 fixed Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.
 - Output Hi-Z Indicates to put the pin in a high impedance state with the pin driving transistor disabled for driving.
 - Output held
 Indicates the output in the output state existing immediately before this mode is established.

 If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.
 - Previous state held
 When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

• Pin Status List (External bus : 32 bit bus width)

			Function	At initializa	tion (INIT)		Stop m	ode	Rus ro	leased
Pin no.	Port name	Specified function	name	Function name	Initial	Sleep mode	HIZ = 0	HIZ = 1		RNT)
		name	Bus width 32 bit	Bus width 8 bit	value		під=0	niz = i	CS shared	CS not shared
1 to 5	P13 to P17	D11 to D15	D11 to D15	P13 to P17		P : Previous	P : Previous	Output		
8 to 15	P20 to P27	D16 to D23	D16 to D23	P20 to P27	Output Hi-Z	state held F : Output	state held F : Output	Hi-Ż/	Output Hi-Z	Output Hi-Z
18 to 25	P30 to P37	D24 to D31	D24 to D31	D24 to D31	Input ready	held or Hi-Z	held or Hi-Z	input 0 fixed		·
28	P80	RDY	P80	P80		P : Previous state held F : RDY input			P : Previous state held F : RDY input	P : Previous state held F : RDY inpu
29	P81	BGRNT	P81	P81	Output Hi-Z Input ready	P : Previous state held F : H output	Previous state held		L output	L output
30	P82	BRQ	P82	P82		P : Previous state held F : BRQ input invalid		Output Hi-Z/ input 0 fixed	BRQ input	BRQ input
31	P83	RD	RD	RD	H output					
32	P84	DQMUU/WR0	DQMUU/WR0	DQMUU/WR0	. i output	P : Previous				
33	P85	DQMUL/WR1	DQMUL/WR1	P85		state held	Previous state held		Output Hi-Z	Previous state held
34	P86	DQMLU/WR2	DQMLU/WR2	P86	F: H output	F: H output				
35	P87	DQMLL/WR3	DQMLL/WR3	P87						
36	P90	SYSCLK	SYSCLK	SYSCLK	Asserted : L output Negated : CLK output	P : Previous state held F : SYSCLK output	P : Previous state held F : H or L out- put	Output Hi-Z/ input 0 fixed	F : CLK output	F : CLK output
37	P91	MCLKE	MCLKE	MCLKE	H output	F : L output	F : L output	F:Output Hi-Z	Output Hi-Z	H output
38	P92	MCLK	MCLK	MCLK	Asserted : L output Negated : CLK output	P : Previous state held F : H output	P : Previous state held F : H output	F:Output Hi-Z	Output Hi-Z	F : CLK output
39	P93	_	P93	P93	Output Hi-Z Input ready	Previous state held	Previous state held	Output Hi-Z	Port Function	Port Function
40	P94	SRAS/LBA/ AS	P94	P94	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	F : H output
41	P95	SCAS/BAA	P95	P95	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	H output
42	P96	SWE/WR	P96	P96	Output Hi-Z Input ready	P : Previous state held F : SWE output	Previous state held	Output Hi-Z/ input 0 fixed	Output Hi-Z	Previous state held
45 to 52	P40 to P47	A00 to A07	A00 to A07	A00 to A07						
55 to 62	P50 to P57	A08 to A15	A08 to A15	A08 to A15						
64 to 67	P60 to P63	A16 to A19	A16 to A19	A16 to A19		P : Previous		Output		
68	P64	A20/SDA0	A20	A20	FF output	state held F : Address	The same as stated left	Hi-Z/ input 0	Output Hi-Z	Output Hi-Z
69	P65	A21/SCL0	A21	A21		output		fixed		
70	P66	A22/SDA1	A22	A22						
71	P67	A23/SCL1	A23	A23						
76 to 79	_	AN3 to AN0	AN3 to AN0	AN3 to AN0	input invalid	Previous state held	input invalid	input invalid	Previous state held	Previous state held
81	PG0	INT0/ICU0	PG0	PG0				5.0		
82	PG1	INT1/ICU1	PG1	PG1	Output Hi-Z	P : Previous state held	P : Previous state held	P:Output Hi-Z	Normal	Normal operation
83	PG2	INT2/ICU2	PG2	PG2	Input ready	F : Normal	F: Input	F: Input	operation	
84	PG3	INT3/ICU3	PG3	PG3		operation	ready	ready		

(Continued)

(Continued)

			Function	At initializa	ation (INIT)		Stop r	node	Bus released		
Pin no.	Port name	Specified function	name	Function name	Initial	Sleep mode	UI7 _ 0	UI7 _ 1		RNT)	
		name	Bus width 32 bit	Bus width 8 bit	value		HIZ = 0	HIZ = 1	CS shared	CS not shared	
85	PG4	INT4/ATG/ FRCK	PG4	PG4		P : Previous	P : Previous	P : Output			
86	PG5	INT5/SIN2	PG5	PG5	Output Hi-Z Input ready	state held F : Normal	state held F : Input	Hi-Z F : Input	Normal operation	Normal operation	
87	PG6	INT6/SOT2	PG6	PG6	input ready	operation	ready	ready	operation	operation	
88	PG7	INT7/SCK2	PG7	PG7							
90	PJ0	SIN0	PJ0	PJ0							
91	PJ1	SOT0	PJ1	PJ1							
92	PJ2	SCK0	PJ2	PJ2	Output Hi-Z					Normal	
93	PJ3	SIN1	PJ3	PJ3		P : Previous state held	Previous	Output Hi-	Normal		
94	PJ4	SOT1	PJ4	PJ4	Input ready	Input ready F: Normal operation	state held	Z/input 0 fixed	operation	operation	
95	PJ5	SCK1	PJ5	PJ5							
96	PJ6	PPG0	PJ6	PJ6							
97	PJ7	TRG0	PJ7	PJ7							
98	PH0	TIN0	PH0	PH0	Output Hi-Z Input ready	P : Previous		0			
99	PH1	TIN1/PPG3	PH1	PH1		state held F : Normal	Previous state held	Output Hi- Z/input 0	Normal operation	Normal operation	
100	PH2	TIN2/TRG3	PH2	PH2		operation	State Held	fixed	operation		
103	PB0	DREQ0	PB0	PB0							
104	PB1	DACK0	PB1	PB1			Previous	Output Hi-	Normal	Normal operation	
105	PB2	DEOP0	PB2	PB2							
106	PB3	DREQ1	PB3	PB3	Output Hi-Z	P : Previous state held					
107	PB4	DACK1/TRG1	PB4	PB4	Input ready	F : Normal	state held	Z/input 0 fixed	operation		
108	PB5	DEOP1/PPG1	PB5	PB5		operation					
109	PB6	ĪOWR	PB6	PB6							
110	PB7	ĪŌRD	PB7	PB7							
122	PA0	CS0	CS0	CS0							
123	PA1	CS1	CS1	CS1							
124	PA2	CS2	CS2	CS2					F:SREN=	F:SREN=	
125	PA3	CS3	CS3	CS3	1			Output	0 : H output,	0 : H output,	
126	PA4	CS4/TRG2	CS4	CS4	H output H ou	H output	H output	Hi-Z	SREN=	SREN =	
127	PA5	CS5/PPG2	CS5	CS5					1 : Out- put Hi-Z	1 : Out- put Hi-Z	
128	PA6	CS6	CS6	CS6							
129	PA7	CS7	CS7	CS7							
132 to 139	P00 to P07	D00 to D07	D00 to D07	P00 to P07		P : Previous	P : Previous				
142 to 144	P10 to P12	D08 to D10	D08 to D10	P10 to P12	Output Hi-Z Input ready	state held F : Output held or Hi-Z	state held F : Output held or Hi-Z	Output Hi- Z/input 0 fixed	Output Hi-Z	Output Hi-2	

P: General-purpose port selected, F: Specified function selected

Notes: • The bus width is determined after a mode vector fetch.

[•] The bus width at initialization time is 8 bits.

• Pin Status List (External bus : 16 bit bus width)

			Eunotion	At initializa	tion (INIT)		Stop i	node	Buo ro	loocod
Pin no.	Port name	Specified function	Function name	Function name	Initial	Sleep mode	UI7 0	LUI 7 4		leased RNT)
		name	Bus width 16 bit	Bus width 8 bit	value		HIZ = 0	HIZ = 1	CS shared	CS not shared
1 to 5	P13 to P17	D11 to D15	P13 to P17	P13 to P17		P : Previous	P : Previous			
8 to 15	P20 to P27	D16 to D23	D16 to D23	P20 to P27	Output Hi-Z	state held	state held F : Output	Output Hi- Z/input 0	Output Hi-Z	Output Hi-Z
18 to 25	P30 to P37	D24 to D31	D24 to D31	D24 to D31	Input ready	F : Output held or Hi-Z	held or Hi-Z	fixed	Output HI-Z	Output HI-Z
28	P80	RDY	P80	P80		P : Previous state held F : RDY input			P : Previous ous state held F : RDY input	P : Previous ous state held F : RDY input
29	P81	BGRNT	P81	P81	Output Hi-Z Input ready	P : Previous state held F : H output	Previous state held		L output	L output
30	P82	BRQ	P82	P82		P : Previous state held F : BRQ input in- valid		Output Hi- Z/input 0 fixed	BRQ input	BRQ input
31	P83	RD	RD	RD	H output					
32	P84	DQMUU/WR0	DQMUU/WR0	DQMUU/WR0	п ошри	P : Previous				
33	P85	DQMUL/WR1	DQMUL/WR1	P85		state held	Previous state held		Output Hi-Z	Output Hi-Z
34	P86	DQMLU/WR2	P86	P86	F : H output	F : H output	otato nota			
35	P87	DQMLL/WR3	P87	P87						
36	P90	SYSCLK	SYSCLK	SYSCLK	Asserted : L output Negated : CLK output	P : Previous state held F : SYSCLK output	P : Previous state held F : H or L output	Output Hi- Z/input 0 fixed	F : CLK output	F : CLK output
37	P91	MCLKE	MCLKE	MCLKE	H output	F : L output	F: L output	F : Output Hi-Z	Output Hi-Z	H output
38	P92	MCLK	MCLK	MCLK	Asserted : L output Negated : CLK output	P : Previous state held F : H output	P : Previous state held F : H output	F : Output Hi-Z	Output Hi-Z	F : CLK output
39	P93	_	P93	P93	Output Hi-Z Input ready	Previous state held	Previous state held	Previous state held	Output Hi-Z	Output Hi-Z
40	P94	SRAS/LBA/ AS	P94	P94	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	F : H output
41	P95	SCAS/BAA	P95	P95	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	H output
42	P96	SWE/WR	P96	P96	Output Hi-Z Input ready	P : Previous state held F : SWE out- put	Previous state held	Output Hi- Z/input 0 fixed	Output Hi-Z	Previous state held
45 to 52	P40 to P47	A00 to A07	A00 to A07	A00 to A07						
55 to 62	P50 to P57	A08 to A15	A08 to A15	A08 to A15	1					
64 to 67	P60 to P63	A16 to A19	A16 to A19	A16 to A19]	P : Previous state		Output Hi-		
68	P64	A20/SDA0	A20	A20	FF output	held	The same as stated left	Z/input 0	Output Hi-Z	Output Hi-Z
69	P65	A21/SCL0	A21	A21	1	F : Address output	Stated left	fixed		20,5001112
70	P66	A22/SDA1	A22	A22]	Juput				
71	P67	A23/SCL1	A23	A23	1					
76 to 79	_	AN3 to AN0	AN3 to AN0	AN3 to AN0	input invalid	Previous state held	input invalid	input invalid	Previous state held	Previous state held

(Continued)

(Continued)

			Function	At initialization (INIT)			Stop mode		Bus released	
Pin no.	Port name	Specified function	name	Function name	Initial	Sleep mode	HIZ = 0	HIZ = 1		RNT)
		name	Bus width 16 bit	Bus width 8 bit	value		HIZ = 0	FIIZ = 1	CS shared	CS not shared
81	PG0	INT0/ICU0	PG0	PG0	Output Hi-Z Input ready	P : Previous state held F : Normal operation	P : Previous state held F : Input ready	P : Output Hi-Z F : Input ready	Normal operation	Normal operation
82	PG1	INT1/ICU1	PG1	PG1						
83	PG2	INT2/ICU2	PG2	PG2	1					
84	PG3	INT3/ICU3	PG3	PG3	1	P : Previous	P : Previous	P : Output		
85	PG4	INT4/ATG/ FRCK	PG4	PG4	Output Hi-Z Input ready	tput Hi-Z state held	state held F : Input	Hi-Ż F : Input	Normal operation	Normal operation
86	PG5	INT5/SIN2	PG5	PG5	1		ready	ready		
87	PG6	INT6/SOT2	PG6	PG6						
88	PG7	INT7/SCK2	PG7	PG7						
90	PJ0	SIN0	PJ0	PJ0						
91	PJ1	SOT0	PJ1	PJ1						
92	PJ2	SCK0	PJ2	PJ2						
93	PJ3	SIN1	PJ3	PJ3	Output Hi-Z	P : Previous state held	Previous	Output	Normal	Normal
94	PJ4	SOT1	PJ4	PJ4	Input ready		state held	Hi-Z/input 0 fixed	operation	operation
95	PJ5	SCK1	PJ5	PJ5						
96	PJ6	PPG0	PJ6	PJ6						
97	PJ7	TRG0	PJ7	PJ7						
98	PH0	TIN0	PH0	PH0		P : Previous state held F : Normal operation		Output		
99	PH1	TIN1/PPG3	PH1	PH1	Output Hi-Z Input ready		Previous state held	Hi-Ż/input 0	Normal operation	Normal operation
100	PH2	TIN2/TRG3	PH2	PH2	put roday			fixed	oporation	
103	PB0	DREQ0	PB0	PB0			Previous			Normal operation
104	PB1	DACK0	PB1	PB1						
105	PB2	DEOP0	PB2	PB2						
106	PB3	DREQ1	PB3	PB3	Output Hi-Z	P : Previous state held		Output	Normal	
107	PB4	DACK1/TRG1	PB4	PB4	Input ready	F : Normal operation	state held	Hi-Z/input 0 fixed	operation	
108	PB5	DEOP1/PPG1	PB5	PB5	1	operation				
109	PB6	IOWR	PB6	PB6						
110	PB7	ĪORD	PB7	PB7						
122	PA0	CS0	CS0	CS0						
123	PA1	CS1	CS1	CS1						
124	PA2	CS2	CS2	CS2					F:SREN=	F:SREN=
125	PA3	CS3	CS3	CS3	Ll output	H output	H output	Output Hi-Z	0 : H output,	0 : H output,
126	PA4	CS4/TRG2	CS4	CS4	H output	n output	n output	Output HI-Z	SREN= 1 : Out-	SREN = 1 : Out-
127	PA5	CS5/PPG2	CS5	CS5					put Hi-Z	put Hi-2
128	PA6	CS6	CS6	CS6						
129	PA7	CS7	CS7	CS7	1					
132 to 139	P00 to P07	D00 to D07	P00 to P07	P00 to P07	Output Hi-Z Input ready	P : Previous state held F : Output held or	P : Previous state held F : Output held or	Output Hi-Z/input 0 fixed	Output Hi-Z	Output Hi-2

P : General-purpose port selected, F : Specified function selected

Notes: • The bus width is determined after a mode vector fetch.

• The bus width at initialization time is 8 bits.

• Pin Status List (External bus: 8 bit bus width)

			Function	At initializa	tion (I <mark>NIT</mark>)		Stop n	node	Puo ==	leased
Pin no.	Port name	Specified function	Function name	Function name	Initial	Sleep mode	HIZ = 0	HIZ = 1		RNT)
		name	Bus width 8 bit	Bus width 8 bit	value		HIZ = U	T112 = 1	CS shared	CS not shared
1 to 5	P13 to P17	D11 to D15	P13 to P17	P13 to P17		P : Previous	P : Previous			
8 to 15	P20 to P27	D16 to D23	P20 to P27	P20 to P27	Output Hi-Z	state held	state held F : Output	Output Hi-Z/input	Output Hi-Z	Output Hi-Z
18 to 25	P30 to P37	D24 to D31	D24 to D31	D24 to D31	Input ready	F : Output held or Hi-Z	held or Hi-Z	0 fixed	·	•
28	P80	RDY	P80	P80		P : Previous state held F : RDY input			P: Previous state held F: RDY input	P: Previous state held F: RDY input
29	P81	BGRNT	P81	P81	Output Hi-Z Input ready		Previous state held	Output Hi-Z/input 0 fixed	L output	L output
30	P82	BRQ	P82	P82		P : Previous state held F : BRQ input in- valid			BRQ input	BRQ input
31	P83	RD	RD	RD	I I austraust					
32	P84	DQMUU/WR0	DQMUU/WR0	DQMUU/WR0	H output	P : Previous				
33	P85	DQMUL/WR1	P85	P85		state held	Previous state held		Output Hi-Z	Output Hi-Z
34	P86	DQMLU/WR2	P86	P86	F : H output	F: H output	State Held			
35	P87	DQMLL/WR3	P87	P87						
36	P90	SYSCLK	SYSCLK	SYSCLK	Asserted : L output Negated : CLK output	P : Previous state held F : SYSCLK output	P : Previous state held F : H or L output	Output Hi-Z/input 0 fixed	F : CLK output	F : CLK output
37	P91	MCLKE	MCLKE	MCLKE	H output	F : L output	F : L output	F : Output Hi-Z	Output Hi-Z	H output
38	P92	MCLK	MCLK	MCLK	Asserted : L output Negated : CLK output	P : Previous state held F : H output	P : Previous state held F : H output	F : Output Hi-Z	Output Hi-Z	F : CLK output
39	P93	_	P93	P93	Output Hi-Z Input ready	Previous state held	Previous state held	Previous state held	Output Hi-Z	Output Hi-Z
40	P94	SRAS/LBA/AS	P94	P94	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	F : H outpu
41	P95	SCAS/BAA	P95	P95	Output Hi-Z Input ready	P : Previous state held F : H output	H output	Output Hi-Z	Output Hi-Z	H output
42	P96	SWE/WR	P96	P96	Output Hi-Z Input ready	P : Previous state held F : SWE output	Previous state held	Output Hi-Z/input 0 fixed	Output Hi-Z	Previous state held
45 to 52	P40 to P47	A00 to A07	A00 to A07	A00 to A07						
55 to 62	P50 to P57	A08 to A15	A08 to A15	A08 to A15						
64 to 67	P60 to P63	A16 to A19	A16 to A19	A16 to A19		P : Previous	_	Output		
68	P64	A20/SDA0	A20	A20	FF output F	state held F : Address	The same as stated left	Hi-Ż/input	Output Hi-Z	Output Hi-2
69	P65	A21/SCL0	A21	A21		output		0 fixed		
70	P66	A22/SDA1	A22	A22				1		
71	P67	A23/SCL1	A23	A23	1					
76 to 79	_	AN3 to AN0	AN3 to AN0	AN3 to AN0	input invalid	Previous state held	input invalid	input invalid	Previous state held	Previous state held
81	PG0	INT0/ICU0	PG0	PG0	Output Hi-Z Input ready	P : Previous state held F : Normal op- eration	P : Previous state held F : Input ready	P : Output Hi-Z F : Input ready	Normal operation	Normal operation

(Continued)

(Continued)

			Function	At initializa	ation (INIT)		Stop	mode	Pue ro	leased
Pin no.	Port name	Specified function	name	Function name	Initial	Sleep mode	LUZ O	LUI 7 4		RNT)
		name	Bus width 8 bit	Bus width 8 bit	value		HIZ = 0	HIZ = 1	CS shared	CS not shared
82	PG1	INT1/ICU1	PG1	PG1						
83	PG2	INT2/ICU2	PG2	PG2						
84	PG3	INT3/ICU3	PG3	PG3	1	P : Previous	P : Previous	P : Output		
85	PG4	INT4/ATG/ FRCK	PG4	PG4	Output Hi-Z Input ready	state held F : Normal	state held F : Input ready	Hi-Ż F : Input	Normal operation	Normal operation
86	PG5	INT5/SIN2	PG5	PG5		operation		ready		
87	PG6	INT6/SOT2	PG6	PG6	1					
88	PG7	INT7/SCK2	PG7	PG7	1					
90	PJ0	SIN0	PJ0	PJ0						
91	PJ1	SOT0	PJ1	PJ1	1					Normal
92	PJ2	SCK0	PJ2	PJ2	1					
93	PJ3	SIN1	PJ3	PJ3	Output Hi-Z	P : Previous state held	Previous	Output	Normal	
94	PJ4	SOT1	PJ4	PJ4	Input ready	F : Normal operation	state held	Hi-Z/input 0 fixed	operation	operation
95	PJ5	SCK1	PJ5	PJ5	1	operation				
96	PJ6	PPG0	PJ6	PJ6	1					
97	PJ7	TRG0	PJ7	PJ7						
98	PH0	TIN0	PH0	PH0		P : Previous		Outnut		Normal operation
99	PH1	TIN1/PPG3	PH1	PH1	Output Hi-Z Input ready	state held F : Normal	Previous state held	Output Hi-Z/input 0	Normal operation	
100	PH2	TIN2/TRG3	PH2	PH2	Imputicacy	operation		fixed		
103	PB0	DREQ0	PB0	PB0			Previous			Normal operation
104	PB1	DACK0	PB1	PB1	1					
105	PB2	DEOP0	PB2	PB2						
106	PB3	DREQ1	PB3	PB3	Output Hi-Z	P : Previous state held		Output	Normal	
107	PB4	DACK1/TRG1	PB4	PB4	Input ready	F : Normal	state held	Hi-Z/input 0 fixed	operation	
108	PB5	DEOP1/PPG1	PB5	PB5	1	operation				
109	PB6	IOWR	PB6	PB6	1					
110	PB7	ĪORD	PB7	PB7	1					
122	PA0	CS0	CS0	CS0						
123	PA1	CS1	CS1	CS1	1					
124	PA2	CS2	CS2	CS2	1				F:SREN=	F:SREN
125	PA3	CS3	CS3	CS3	1				0 : H output,	0 : H output,
126	PA4	CS4/TRG2	CS4	CS4	H output H out	H output	H output	Output Hi-Z	SREN =	SREN
127	PA5	CS5/PPG2	CS5	CS5					1 : Out- put Hi-Z	1 : Out put Hi-
128	PA6	CS6	CS6	CS6						
129	PA7	CS7	CS7	CS7						
132 to 139	P00 to P07	D00 to D07	P00 to P07	P00 to P07		P : Previous	P : Previous			
142 to 144	P10 to P12	D08 to D10	P10 to P12	P10 to P12	Output Hi-Z Input ready	state held F : Output held or Hi-Z	state held F : Output held or Hi-Z	Output Hi-Z/input 0 fixed	Output Hi-Z	Output Hi-2

P: General-purpose port selected, F: Specified function selected

Notes: • The bus width is determined after a mode vector fetch.

[•] The bus width at initialization time is 8 bits.

• Pin Status List (Single chip mode)

			At initiali	zation (INIT)		Stop n	node
		Specified func-	Function name	Initial value	1		
Pin no.	Port name	tion name	Bus width 8 bit	Internal ROM mode vector (MD2-0 = 000)	Sleep mode	HIZ = 0	HIZ = 1
1 to 5	P13 to P17	_	P13 to P17		Previous state	Previous state	
8 to 15	P20 to P27	_	P20 to P27		held	held	
18 to 25	P30 to P37	_	P30 to P37		Output Hi-Z	Output Hi-Z	
28	P80	_	P80				
29	P81		P81				
30	P82		P82				
31	P83		P83				
32	P84	_	P84				
33	P85	_	P85				
34	P86	_	P86				
35	P87	_	P87		Previous state held	Previous state held	
36	P90	_	P90		110.0	1.0.0	
37	P91	_	P91	Output Hi-Z/ Input ready			Output Hi-Z/ input 0 fixed
38	P92	_	P92	input roudy			
39	P93		P93				
40	P94	SRAS	P94				
41	P95	SCAS/BAA	P95				
42	P96	SWE/WR	P96				
45 to 52	P40 to P47	_	P40 to P47		0	Output Hi-Z	
55 to 62	P50 to P57	_	P50 to P57		Output Hi-Z		
64 to 67	P60 to P63		P60 to P63			Previous state held	
68	P64	SDA0	P64				
69	P65	SCL0	P65				
70	P66	SDA1	P66				
71	P67	SCL1	P67				
76 to 79	_	AN0 to AN3	AN0 to AN3	Input invalid	1	Input invalid	input invalid
81	PG0	INT0/ICU0	PG0		1		
82	PG1	INT1/ICU1	PG1				
83	PG2	INT2/ICU2	PG2				
84	PG3	INT3/ICU3	PG3		Previous state		P : Output Hi-2
85	PG4	INT4/ATG/FRCK	PG4		held		F : Input ready
86	PG5	INT5/SIN2	PG5			P : Previous state	
87	PG6	INT6/SOT2	PG6	Output Hi-Z/		held	
88	PG7	INT7/SCK2	PG7	Output Hi-Z/ Input ready		F : Input ready Previous	
90	PJ0	SIN0	PJ0			state held	
91	PJ1	SOT0	PJ1				
92	PJ2	SCK0	PJ2				Output Hi-Z/
93	PJ3	SIN1	PJ3				input 0 fixed
94	PJ4	SOT1	PJ4				
95	PJ5	SCK1	PJ5				

(Continued)

(Continued)


			At initiali	zation (INIT)		Stop	mode
D :	D = = 1 == = == =	Specified func-	Function name	Initial value	01		
Pin no.	Port name	tion name	Bus width 8 bit	Internal ROM mode vector (MD2-0 = 000)	Sleep mode	HIZ = 0	HIZ = 1 Output Hi-Z/ input 0 fixed
96	PJ6	PPG0	PJ6				
97	PJ7	TRG0	PJ7				
98	PH0	TIN0	PH0				
99	PH1	TIN1/PPG3	PH1				
100	PH2	TIN2/TRG3	PH2				
103	PB0	_	PB0				
104	PB1	_	PB1				
105	PB2	_	PB2				
106	PB3	_	PB3				Output Hi-Z/ input 0 fixed
107	PB4	TRG1	PB4				
108	PB5	PPG1	PB5		Previous state held	Previous state held	
109	PB6	_	PB6	Output Hi-Z/ Input ready			
110	PB7	_	PB7				
122	PA0	_	PA0				
123	PA1	_	PA1				
124	PA2	_	PA2				
125	PA3	_	PA3				
126	PA4	TRG2	PA4				
127	PA5	PPG2	PA5				
128	PA6	_	PA6				
129	PA7	_	PA7				
132 to 139	P00 to P07	_	P00 to P07				
142 to 144	P10 to P12	_	P10 to P12				


P: General-purpose port selected, F: Specified function selected


Notes: • The bus width is determined after a mode vector fetch.


• The bus width at initialization time is 8 bits.


■ EXAMPLE CHARACTERISTICS












■ ORDERING IMFORMATION


Part No.	Package	Remarks		
MB91302APFF-G-001-BNDE1		Without ROM		
MB91302APFF-G-010-BNDE1	144-pin Plastic LQFP	Optional real time OS internal model		
MB91302APFF-G-020-BNDE1	(FPT-144P-M12)	Built-in IPL (Internal Program Loader) version		
MB91302APFF-G-XXX-BNDE1		User ROM version		
MB91V301A-RDK01*	179-pin Ceramic PGA (PGA-179C-A03)	Development pack for MB91302A real time OS internal model (MB91V301A and CD-ROM for development)		
MB91V301A	179-pin Ceramic PGA (PGA-179C-A03)	Evaluation chip		

^{*:} In case of buying this product, it is necessary to make a contract with "MB91V301A-RDK01 Fujitsu software product use contract".

■ PACKAGE DIMENSIONS



(Continued)



The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.