



CYPRESS
SEMICONDUCTOR

PRELIMINARY

CY7B333B

General-Purpose Synchronous BiCMOS PLD

Features

- 16 I/O macrocells, each having:
 - Choice of combinatorial or registered output
 - Registers programmable to T-type or D-type
 - Emulation of RS and JK flip-flop
 - Independent (product term) output enable
 - Synchronous clock input and product term controlled asynchronous reset product term for each bank of 8 macrocells
 - Programmable output polarity control
 - Up to 8 macrocell registers may be buried while preserving the use of the associated pins as inputs and without using additional product terms
 - 8 product terms per output
- 146 product terms total
- 2 clock inputs that can also be logic inputs
- High performance
 - 10 ns maximum propagation delay
- Centered power and ground pins for low noise operation
- Advanced BiCMOS technology

- Available in 28-pin, 300-mil PDIP, cerDIP, PLCC, and LCC packages
- Programmable security bit

Functional Description

The CY7B333B is a 28-pin, general-purpose, high-performance PLD with seven dedicated inputs, two clock inputs, and sixteen I/O macrocells (two banks of eight I/O macrocells). These are connected to a logic array of 146 product terms and 50 input terms. The CY7B333B has centered power and ground pins for low noise operation.


The CY7B333B uses an 8-wide sum of product terms distribution scheme. Each one of the 16 I/O macrocells has as its input an 8-wide sum of product terms. There are two asynchronous reset product terms (one product term per bank of eight I/O macrocells).

CLK1 provides the synchronous clock input for one bank of macrocells, and CLK2 provides the synchronous clock input for the other bank of macrocells. If no synchronous clock inputs are needed, the CLK1 and CLK2 inputs can function as standard logic inputs. Output enable is controlled with one dedicated product term per macrocell. An asynchronous reset product term is provided for each bank of macrocells.


Each macrocell has a register that can be programmed to be a T-type or D-type. RS-type and JK-type registers can be emulated. The macrocell architecture also allows up to one half of the macrocell registers to be buried without sacrificing any I/O pins and without using additional product terms.

The CY7B333B is available in a wide variety of packages including 28-pin, 300-mil plastic DIP and ceramic DIP, 28-pin square plastic leaded chip carrier (PLCC), 28-pin square J-leaded hermetic ceramic chip and, for military only, standard opaque ceramic leadless chip carrier (LCC).

Pin Configuration



Logic Block Diagram





Selection Guide

		7B333B-10	7B333B-12	7B333B-15
I _{CC1} (mA)	Commercial	150	150	
	Military		170	170
t _{PD} (ns)	Commercial	10	12	
	Military		12	15
t _s (ns)	Commercial	8	10	
	Military		10	12
t _{CO1} (ns)	Commercial	8	10	
	Military		10	12

Macrocell Description

The control bits in each macrocell allow independent selection of combinatorial or registered output and polarity. There are five configuration bits (C₀-C₄) in each I/O macrocell. The clock sources for the two groups of eight registers on the left and right side of the package are CLK1 and CLK2, respectively.

The one-of-three feedback multiplexer in the macrocell allows a choice of three feedback sources: (1) register output, (2) macrocell I/O pin, and (3) adjacent macrocell I/O pin. This is done by programming the C₃ and C₄ configuration bits. The choice of either of two I/O pins as input source allows registers to be buried (internal feedback path selected with output buffer three-stated) while preserving the use of the associated I/O pin as an input by routing the input pin to the array through the adjacent output macrocell-feedback multiplexer.

This approach allows up to one half of the registers to be buried without sacrifice of any I/O pins and is accomplished with no increase in array size or the accompanying degradation of die cost or speed performance.

The three-state output buffer of each macrocell is controlled by an individual product term.

The CY7B333B has a single asynchronous reset product term for each group of eight macrocells.

Control Bit Description

Each I/O macrocell has one register that may be configured by the dedicated configuration bit, C₀, as T-type or D-type register. The T-type register may also be used to implement an RS or JK register. If C₀ = 0 (default) then the output register will be D type. On the other hand, setting C₀ = 1 will configure a T-type register. C₁ controls whether the input is registered or combinatorial. C₂ controls output polarity. C₃ and C₄ select feedback from register output, macrocell I/O pin, or adjacent macrocell I/O pin. The default configuration (C₄, C₃, C₂, C₁, C₀ = 0) is an inverted combinatorial output with I/O pin feedback. Table 1 describes the various macrocell configurations and the corresponding values of C₄-C₀.

Table 1. Macrocell Configuration Bits

C ₄	C ₃	C ₂	C ₁	C ₀	Configuration
0	0	0	0	X	Combinatorial, Inverted, I/O Feedback
0	0	0	1	0	D Register, Inverted, I/O Feedback
0	0	0	1	1	T Register, Inverted, I/O Feedback
0	0	1	0	X	Combinatorial, Noninverted, I/O Feedback
0	0	1	1	0	D Register, Noninverted, I/O Feedback
0	0	1	1	1	T Register, Noninverted, I/O Feedback
1	0	X	X	X	Illegal
0	1	0	0	X	Combinatorial, Inverted, Registered Feedback
0	1	0	1	0	D Register, Inverted, Registered Feedback
0	1	0	1	1	T Register, Inverted, Registered Feedback
0	1	1	0	X	Combinatorial, Noninverted, Registered Feedback
0	1	1	1	0	D Register, Noninverted, Registered Feedback
0	1	1	1	1	T Register, Noninverted, Registered Feedback
1	1	0	0	X	Combinatorial, Inverted, Adjacent I/O Feedback
1	1	0	1	0	D Register, Inverted, Adjacent I/O Feedback
1	1	0	1	1	T Register, Inverted, Adjacent I/O Feedback
1	1	1	0	X	Combinatorial, Noninverted, Adjacent I/O Feedback
1	1	1	1	0	D Register, Noninverted, Adjacent I/O Feedback
1	1	1	1	1	T Register, Noninverted, Adjacent I/O Feedback



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature - 65°C to +150°C
- Ambient Temperature with Power Applied - 55°C to +125°C
- Supply Voltage to Ground Potential - 0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State - 0.5V to V_{CC} Max.
- DC Input Voltage - 0.5V to (V_{CC} + 0.5V)
- DC Input Current - 30 mA to + 5 mA (except during programming)

- DC Program Voltage 9.5V
- Static Discharge Voltage >500V (per MIL-STD-883, Method 3015)

Operating Range (per MIL-STD-883, Method 3015)

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%
Military ^[1]	- 55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} I _{OH} = - 4 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} I _{OL} = 4 mA		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs	2.2		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs ^[2]		0.8	V
I _{IX}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC} , V _{CC} = Max.	- 250	50	μA
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}	- 100	100	μA
I _{SC}	Output Short Circuit Current ^[5]	V _{CC} = Max., V _{OUT} = 0.5V ^[3]	- 30	- 130	mA
I _{CC1}	Standby Power Supply Current	V _{CC} = Max., V _{IH} = GND, Outputs Open	Com'l	150	mA
			Mil	170	
I _{CC2}	Power Supply Current at Frequency ^[4,5]	V _{CC} = Max., Outputs Disabled (in High Z State), Device Operating at f _{MAX3}	Com'l	170	mA
			Mil	190	

Notes:


2. T_A is the "instant on" case temperature.
3. Minimum DC input voltage is -0.3 volts. During transitions, the inputs may undershoot to -2.0 volts for periods less than 20 ns.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.
5. Measured with the device configured as a 16-bit counter.

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0V at f = 1 MHz	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V at f = 1 MHz	10	pF




AC Test Loads and Waveforms




B333-8



B333-9




B333-10



B333-3

Parameter	V _X	Output Waveform—Measurement Level
t _{ER} (-)	1.5V	V _{OH} 0.5V ↓ V _X B333-4
t _{ER} (+)	2.6V	V _{OL} 0.5V ↑ V _X B333-5
t _{EA} (+)	V _{TH}	V _X 0.5V ↓ V _{OH} B333-6
t _{EA} (-)	V _{TH}	V _X 0.5V ↑ V _{OL} B333-7


Switching Waveform



B333-11



Power-Up Reset Waveform



Switching Characteristics^[6]


Parameter	Description	7B333B-10		7B333B-12		7B333B-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[7]	Com'1	10		12			ns
		Mil			12		15	
t _{EA}	Input to Output Enable Delay ^[7]	Com'1	12		14			ns
		Mil			14		16	
t _{ER}	Input to Output Disable Delay ^[7, 8]	Com'1	12		14			ns
		Mil			14		16	
t _{CO1}	Clock to Output Delay ^[7]	Com'1	8		10			ns
		Mil			10		12	
t _{CO2}	Clock to Registered Feedback to Combinatorial Output Delay ^[5, 7, 9]	Com'1	17		20			ns
		Mil			20		25	
t _{OH}	Output Data Stable Time from Input Clock	Com'1	1		1			ns
		Mil			1		1	
t _S	Input or Feedback Set-Up Time	Com'1	8		10			ns
		Mil			10		12	
t _H	Input Hold Time	Com'1	0		0			ns
		Mil			0		0	
t _P	External Clock Period (t _{CO1} + t _S) ^[10, 7]	Com'1	16		20			ns
		Mil			20		24	
t _{WH}	Clock Width HIGH ^[5]	Com'1	6		9			ns
		Mil			9		10	
t _{WL}	Clock Width LOW ^[5]	Com'1	6		9			ns
		Mil			9		10	
f _{MAX1}	External Maximum Frequency (1/(t _{CO1} + t _S)) ^[7, 10, 11]	Com'1	62.5		50			MHz
		Mil			50		41.6	
f _{MAX2}	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[5, 10]	Com'1	83.3		55.5			MHz
		Mil			55.5		50	
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[5, 12]	Com'1	80		58			MHz
		Mil			58		48	
t _{CF}	Register Clock to Feedback Input ^[13]	Com'1		5		7		ns
		Mil				7	9	
t _{AW}	Asynchronous Reset Width ^[5, 7]	Com'1	8		10			ns
		Mil			10		12	
t _{AR}	Asynchronous Reset Recovery Time ^[5]	Com'1	10		12			ns
		Mil			12		15	
t _{AP}	Asynchronous Reset to Registered Output Delay ^[7]	Com'1		12		14		ns
		Mil				14	17	
t _{PR}	Power-Up Reset Time ^[5]	Com'1		1.0		1.0		μs
		Mil				1.0	1.0	



Programming

The 7B333B can be programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG, and other programmers. Design for the CY7B333B can be implemented using Cypress Semiconductor's Warp2 VHDL compiler, and also with Data I/O's ABEL, Logical Device's CUPL, and other compilers. Please contact your local Cypress representative for further information.

Synchronous I/O Macrocell




B333-12

Notes:

- 5. AC test load (Load 1) used for all parameters except where noted.
- 7. This specification is guaranteed for eight or fewer devices outputs changing state in a given access cycle.
- 7. This parameter is measured as the time after the output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below $V_{OH\ min}$ or a previous LOW level has risen to 0.5 volts above $V_{OL\ max}$. (See Load 2.)
- 9. Delay measured from clock of registered macrocell to feedback through logic array to second macrocell output configured as a combinatorial path.
- 10. This is a calculated parameter and is not directly tested.
- 11. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
- 12. This spec indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
- 13. This parameter is calculated from the clock period at $f_{MAX\ internal}$ (f_{MAX3}) as measured (see Note 7) minus t_s and is not directly tested.



Block Diagram



B333-13



MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{Ix}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{PD}	9, 10, 11
t _{CO1}	9, 10, 11
t _{EA}	9, 10, 11
t _{ER}	9, 10, 11
t _{OH}	9, 10, 11
t _S	9, 10, 11
t _H	9, 10, 11

Ordering Information


I _{CC} (mA)	t _{PD} (ns)	f _{MAX} (MHz)	Ordering Code	Package Type	Operating Range	
150	10	83.3	CY7B333B-10DC	D22	Commercial	
			CY7B333B-10JC	J64		
			CY7B333B-10PC	P21		
	12	55.5		CY7B333B-12DC	D22	Commercial
				CY7B333B-12JC	J64	
				CY7B333B-12PC	P21	
170	12	55.5	CY7B333B-12DMB	D22	Military	
			CY7B333B-12LMB	L64		
	15	50		CY7B333B-15DMB	D22	Military
				CY7B333B-15LMB	L64	

Document #: 38-00099-C




Package Diagrams


28-Lead (300-Mil) CerDIP D22
 MIL-STD-1835 D-15 Config. A



28-Square Leadless Chip Carrier L64
 MIL-STD-1835 C-4




28-Lead Plastic Leaded Chip Carrier J64





Package Diagrams (continued)

28-Lead (300-Mil) Molded DIP P21



© Cypress Semiconductor Corporation, 1992. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.