


PUMA 2S8000

PUMA 2S8000-85/10/12

Issue 1.1: December 1991

ADVANCE PRODUCT INFORMATION



Fast access times of 85/100/120 ns.

Pin grid array gives 4:1 improvement over DIL.

User Configurable as 8 / 16 / 32 bit wide output.

135 / 205 / 365 mW (typ) **Operating Power**

100μW (typ) -L version. Low Power Standby


Package Suitable for Thermal Ladder Applications.

On board decoupling capacitors.

Battery back-up capability.

May be screened in accordance with MIL-STD-883C.


Block Diagram



Pin Definition	
1 12 23	34 45 56
O O O O O O O O O O O O O O O O O O O	VIEW PROME NO AS O AS O DIS GOD DIS CO.
11 22 33 See page 5 for pir	44 55 66 Out

Pin Functions

A0 -A17	Address Inputs
D0-31	Data Inputs/Outputs
CS1-4	Chip Select
ŌE	Output Enable
WE1-4	Write Enable
NC	No Connect
V _{cc}	Power (+5V)
GND	Ground



Absolute Maximum Ratings

Voltage on any pin relative to V_{ss} V_{τ} -0.5V to +7 V Power Dissipation P_{τ} 2 W Storage Temperature T_{srg} -65 to +125 °C

DC Electrical Characteristics (V_{cc}=5V±10%, T_s=-55°C to +125°C)

Note: V_T can be -3.0V pulse of less than 30ns.

Recomm	ended (Operating	Conditions
LICCOMMI	CIIUCU 1	y	~~

		min	typ	max		
Supply Voltage	V _∞	4.5	5.0	5.5	V	
Input High Voltage	V _H	2.2	-	V _∞ +0.3	V	
Input Low Voltage	V _{IL}	-0.3	-	8.0	V	
Operating Temperature	Ť.	0	-	70	*C (2S8000)	
opolating romporators	T.,	-40	-	85	*C (2S8000I)	
	T'M	-55	-	125	°C (2S8000M, MB)	

Note: V_n can be -3.0V pulse of less than 30ns.

Parameter S	Symbol Test Condition	min	typ(1)	max	Unit	<u>Notes</u>
I/P Leakage, WE, CS, A1		-	-	4	μΑ	
A0-A16, O	E I _{LE} V _N =0V to V _{CC}	-	-	16	μΑ	
Output Leakage Current	I_{LO} \overline{CS} or \overline{OE} or $\overline{WE}=V_{HI}$, $V_{LO}=0$ V to V_{CC} ,161	BIT -	-	8	μΑ	(2)
Operating Supply Curren	t I _{cc} CS=V _e ,I _{vo} =0mA, I/P's static, 32 BIT MOD	E -	69	157	mA	(2)
Average Supply Current	Min. cycle, CS=V _u , V _w =V _u or V _w , I _{vo} =0m/	Ą				
	I _{CC8} 32 BIT MODE	-	190	297	mΑ	
	1 16 DIT MODE	-	100	163	mΑ	
	I _{CC32} 8 BIT MODE	-	57	96	mA	
	I _{cc1} 1μs cycle, duty=100%,l _{vo} =0mA, 32 Bit M	ode,				
	CS≤0.2V, 0.2V≥V _m ≥V _{cc} -0.2V	-	69	137	mΑ	
Standby Current	I _{SB} CS=V _H	-	11	27	mA	(2)
	56 ₹ 7					

 I_{SB1} $\overline{CS} \ge V_{\infty}$ -0.2V, I/P's<0.2V or $\ge V_{\infty}$ -0.2V I_{SB2} $\overline{CS} \ge V_{\infty}$ -0.2V, I/P's<0.2V or $\ge V_{\infty}$ -0.2V

Output Voltage High V_{OH} I_{OH} =-1.0mA Notes: (1) Typical values are at V_{CC} =5.0V, T_A =25°C and specified loading.

Vol lot=2.1mA

(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

0.17

2.4

20

17

0.4

3300

(2)

(2)

Capacitance	(V _c	_x =5V±1	0%,T	_A =25°C)

L-Part

Parameter	Symbol	Test Condition	typ	max	Unit
I/P Capacitance WE, CS, A17	C _{IN1}	V _m =0V	-	36	pF
A0-A16, OE		V, =0V	-	84	pF
I/O Capacitance: 32 BIT MODE		V ₁₀ =0V	-	30	pF
Note: This parameter is calcul		ot measured.			

AC Test Conditions

Output Voltage Low

*Input pulse levels: 0.0V to 3.0V

*Input rise and fall times: 5ns

*Input and Output timing reference levels: 1.5V

*Output load: 1 TTL gate + 100pF

*V_=5V±10%

*Tested in 32 bit mode

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs in the PUMA 2S8000.

CS OE		WE	V _{cc} Current	I/O Pin	Reference Cyc.	
1	х	X	I _{SB1} ,I _{SB2}	High Z	-	
0	0	1	1	D _{out}	Read Cycle	
0	1	0	1	+	Write Cycle No.1	
10	0	0	1	 	Write Cycle No.2	
	1 0 0		1 X X 0 0 1	1 X X I _{SB1} ,I _{SB2} 0 0 1 I _{CC}	1 X X I _{SB1} ,I _{SB2} High Z 0 0 1 I _{CC} D _{OUT} 0 1 0 I _{CC} D _{IN}	

$$1 = V_{iH}$$
, $0 = V_{iL}$, $X = Don't Care$


Note: CS is accessed through CS1-4, and WE is accessed through WE1-4. For correct operation, CS1-4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. WE1-4 must also be operated in the same manner.

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

nead Oyole		<i>-85</i> -1		10	-:	12		
Parameter	Symbol	min	max	min	max	min	max	Unit
	+	85		100	-	120	-	ns
Read Cycle Time	LRC +	-	85	•	100	-	120	ns
Address Access Time	LAA.	_	85	-	100	_	120	ns
Chip Select Access Time	r‱	-	40	_	50	-	60	ns
Output Enable to Output Valid	ι _{OE}	-	40	10	-	10	_	ns
Chip Select to O/P in low Z (2)	t _{iz}	10	-	5	_	5	-	ns
Output Enable to Output in Low Z (2)	touz	5	-	0	35	0	45	ns
Chip Deselect to O/P High Z (2)	t _{HZ}	0	30	_		15	-	ns
Output Hold from Address Change	t _{on}	10	-	15	-		45	ns
Output Disable to Output in High Z (2)	·t _{oHZ}	.0	30	0	35	0	40	113

Read Cycle Timing Waveform (1)



WE1-4 are High throughout a Read Cycle. Notes: (1)


 $t_{\rm kZ}$ and $t_{\rm okZ}$ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. At any given temperature and voltage condition, t_{1/2} max is less than t_{1/2} min both for a given device and from device to device. This parameter is sampled and not 100% tested.

Write	Cycl	۵
wille	CYC	

		-85		-10		-12			
Parameter	Symbol	min	max	min	max	min	max	Unit	Notes
Write Cycle Time	t	85	_	100	-	120	-	ns	
Chip Selection to End of Write	two	75	-	90	-	100	-	ns	
Address Valid to End of Write	t cw	75	-	90	-	100	-	ns	
Address Setup Time	taw t	0	-	0	-	0	-	.ns	
Write Pulse Width	t AS	65	-	75	-	90	-	ns	
*****	twp t	5	_	5	-	10	-	ns	
Write Recovery Time	\wr t	0	30	0	35	0	40	ns	(10)
Write to Output in High Z	twHZ	35	-	40	-	50	-	ns	
Data to Write Time Overlap	L _{DW}	0	_	0	-	0	-	ns	
Data Hold from Write Time Output Active from End of Write	t _{ow}	10	-	10	-	10	-	ns	(10)

Write Cycle No.1 Timing Waveform

Write Cycle No.2 Timing Waveform (11)



AC Characteristics Notes

Notes: (1) A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low. A write ends at the earliest transition among $\overline{\text{CS}}$ going high and $\overline{\text{WE}}$ going high. t_{wp} is measured from the beginning of write to the end of write.


- (2) t_{cw} is measured from \overline{CS} going low to the end of write.
- (3) t_{As} is measured from the address valid to the beginning of write.
- (4) two is measured from the earlier of CS or WE going high to the end of write cycle.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If \overline{CS} goes low simultaneously with \overline{WE} going low or after $\overline{\overline{WE}}$ going low, outputs remain in high impedance state.
- (7) D_{out} is in the same phase as written data of this write cycle.
- (8) Dour is the read data of next address.
- (9) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to the I/O pins.
- (9) t_{wrz} is defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (11) \overline{OE} is continuously low. ($\overline{OE}=V_{ii}$)

Connection Table

PGA Pin No.	Signal Name	PGA Pin No.	Signal Name	PGA Pin No.	Signal Name	PGA Pin No.	Signal Name	PGA Pin No.	Signal Name
1	D8	2	D9	3	D10	4	A13	5	A14
6	A15	7	A16	8	A17	9	D0	10	D1
11	D2	12	WE2	13	CS2	14	GND	15	D11
16	A10	17	A11	18	A12	19	V _∞	20	CS1
21	NC	22	D3	23	D15	24	D14	25	D13
26	D12	27	ŌĒ	28	NC	29	WE1	30	D7
	D12	32	D5	33	D4	34	D24	35	D25
31	D26	37	A6	38	A7	39	NC	40	A8
36	A9	42	D16	43	D17	44	D18	45	V _∞
41	CS4	47	WE4	48	D27	49	A3	50	A4
46		52	WE3	53	CS3	54	GND	55	D19
51	A5	 	D30	58	D29	59	D28	60	Α0
56	D31	57		63	D23	64	D22	65	D21
61	A1	62	A2	1 63	1 020	+		-	
66	D20			<u> </u>		<u> </u>	<u></u>	ــــــــــــــــــــــــــــــــــــــ	<u> </u>

Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
V _∞ for Data Retention	V _{DR}	CS ≥V _{cc} -0.2V. V _{IN} ≥ 0V	2.0	-	-	٧
Data Retention Current	I _{CCDR}	$V_{cc}=3.0V, V_{N} \ge 0V, \overline{CS} \ge V_{cc}-0.2V.$	-	12	2500	μΑ
Chip Deselect to	t _{cor}	See Retention Waveform	0	-	-	ns
Data Retention Time Operation Recovery Time	t _e	See Retention Waveform	5	-	-	ms

Low V_{cc} Data Retention Timing Waveform




Military Screening Procedure

MultiChip Screening Flow for high reliability, non compliant product is detailed below.

MB MULTICHIP MODULE SCREENING FLOW				
SCREEN	TEST METHOD	LEVEL		
Visual and Mechanical Internal visual Temperature cycle Constant acceleration	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles, 65°C to +150°C) 2001 Condition E (Y, only) (10,000g)	100% 100% 100%		
Burn-In Pre-Burn-in electrical Burn-in	Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100%		
Final Electrical Tests Static (dc)	Per applicable Device Specification a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%		
Functional	 a) @ T_x=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%		
Switching (ac)	 a) @ T_x=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%		
Percent Defective allowable (PDA)	Calculated at post burn-in at T _A =+25°C	10%		
Hermeticity Fine Gross	1014 Condition A Condition C	100% 100%		
Quality Conformance	Per applicable Device Specification	Sample		
External Visual	2009 Per vendor or customer specification	100%		

Ordering Information

PUMA 2S8000LMB-10



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.



7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058

OCT 0 5 1992

027395 🗸 _ 💆