

5164SL 64K (8K x 8) CMOS SLOW STATIC RAM

■ Performance Range

Symbol	Parameter	5164SL-10	Units
t _{AA}	Address Access Time	100	ns
tACS	Chip Select Access Time	100	ns
t _{OE}	Output Enable Access Time	55	ns

- Static Operation
 - No Clock/Refresh Required
- Equal Access and Cycle Times
 Simplifies System Design
- Single +5V Supply

- Power Down Mode
- **TTL Compatible**
- **■** Common Data Input and Output
- High Reliability 28-Pin 600 Mil PDIP (P) and 28-Pin SOP (PG) Package Types

240570-1

Intel's 5164SL is a 8192-word by 8-bit CMOS static RAM fabricated using CMOS Silicon Gate process.

The 5164SL is placed in a standby or reduced power consumption mode by asserting either CS input ($\overline{\text{CS}}_1$, CS₂) false. When in standby mode, the device is deselected and the outputs are in a high impedance state, independent of the $\overline{\text{WE}}$ input. When device is deselected, standby current is reduced to 2 μ A typ. @ 25°C. The device will remain in standby mode until both pins are asserted true again. The device has a data retention mode that guarantees that data will remain valid at minimum V_{CC} of 2.0V.




Figure 1. Block Diagram

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel. February 1991

© INTEL CORPORATION, 1991

Order Number: 240570-005



Pin Con	nections	1	Pin Names
NC 1	کی	A ₀ -A ₁₂	Address Input
A ₁₂ 2	28	D ₀ -D ₇	Data Input/Output
A ₇ 3	26 cs ₂	CS₁	Chip Select One
^6 ☐ ⁴	25 🗖 🗛	CS ₂	Chip Select Two
^5 🗖 5	24 PA ₉	WE	Write Enable
A ₄ G 6 A ₃ G 7	23 A ₁₁ 22 OE	ŌĒ	Output Enable
A ₂ = 8	21 A ₁₀	V _{CC}	Power
A ₁ 口 9	20 🗖 C̄S̄₁	GND	Ground
A ₀ \Box 10	19 D ₇		
₽ □ □ 11	18 D D ₆		
D ₁ 🗖 12	17 🗖 D ₅		
D ₂ 🗖 13	16 □ D₄		
GND 🗖 14	15 🗖 D ₃		

Device Operation

The 5164SL has three control inputs: Two Chip Selects (\overline{CS}_1, CS_2) and Write Enable (\overline{WE}) . \overline{WE} is the data control pin and should be used to gate data at the I/O pins. A write cycle starts at the lowest transition of \overline{CS}_1 , low \overline{WE} or high CS_2 and ends at the

earliest transition of $\overline{\text{CS}}_1$, high WE or low CS₂. Out Enable (OE) is used for precise control of the outputs.

The availability of active high and active low chip enable pins provides more system design flexibility than single chip enable devices.

Table 1. Mode Selection Truth Table

CS₁	CS ₂	WE	ŌĒ	Mode	1/0	Power
н	X	Х	Х	Standby	High Z	Standby
X	L	Х	Х	Standby	High Z	Standby
L	Н	L	Х	Write	D _{IN}	Active
L	н	н	L	Read	D _{OUT}	Active
L	Н	Н	Н	Read	High Z	Active



ABSOLUTE MAXIMUM RATINGS

Voltage on Any Pin Relative to Ground (V_{IN}, V_{OUT}) -0.3V to 7V Storage Temperature (T_{STG}) -55° C to $+150^{\circ}$ C Power Dissipation (P_{D}) 1.0W DC Continuous Output Current (I_{OS}) 50 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Voltage referenced to V_{SS}, T_A = 0°C to 70°C

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	_	V _{CC} + 0.3	V
VIL	Input Low Voltage	-0.3	_	0.8	V

NOTE:

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Parameter	Min	Max	Units
C _{IN1}	Input Capacitance (V _{IN} = 0V)		6	pF
C _{OUT}	Output Capacitance (V _{OUT} = 0V)	_	8	pF

NOTE

DC AND OPERATING CHARACTERISTICS

Recommended Operating Conditions unless otherwise noted

Symbol	Param	eter	Min	Тур*	Max	Units	Test Conditions
I _{CC1}	Operating (Current	_	30	50	mA	CS1 = V _{IL} , CS2 = V _{IH} I/O Open, V _{CC} = Max
ICC2	Dynamic C	urrent	_	40	70	mA	T _{CYC} = Min, V _{CC} = Max I/O Open
I _{SB}				1	3	mA	$\overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL}$
I _{SB1}]	STD		0.2	2	mA	$\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$
	Standby Current	L	_	2	100	μА	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} < 0.2V$
I _{SB2}	Journal	STD		0.2	2	mA	$CS2 \le V_{CC} - 0.2V$
	_	L	1	2	100	μΑ	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$
lu	Input Load	Current	-2	_	2	μΑ	$V_{CC} = Max$ $V_{IN} = GND \text{ to } V_{CC}$
ILO	Output Lea	ıkage	-2	_	2	μΑ	$\overline{CS1} = V_{IH}, CS2 = V_{IL}$ $V_{OUT} = Ground to V_{CC}$
V _{OH}	Output High Voltage		2.4			V	$I_{OH} = -1.0 \text{ mA}$
V _{OL}	Output Lov	v Voltage	_		0.4	V	I _{OL} = 2.1 mA

^{*}Typ: $V_{CC} = 5V$, $T_A = 25^{\circ}C$

^{1.} During transitions, the inputs may undershoot to -3.5V for periods less than 20 ns.

This parameter is sampled and not 100% tested.




DATA RETENTION ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
V_{CDR}	Voltage for Data Retention	2		_	٧	
ICCDR	Data Retention Current		2	50	μА	
			2	50	μΑ	$\begin{aligned} & \text{CS2} \leq \text{0.2V, V}_{\text{CC}} = \text{3V} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - \text{0.2V or V}_{\text{IN}} \leq \text{0.2V} \end{aligned}$
t _{CDR}	Chip Deselect to Data Retention Time	0	_	_	ns	
t _R	Operation Recovery Time	t _{RC} *	_	_	ns	


NOTES:

1. ${}^*t_{RC}$ = Read Cycle Time 2. Typ: V_{CC} = 3V, T_A = 25°C

DATA RETENTION WAVEFORM (No. 1) (CS1 Controlled)



DATA RETENTION WAVEFORM (No. 2) (CS2 Controlled)





AC TEST CONDITIONS

 Input Pulse Levels
 0.8V to 2.4V

 Input Rise and Fall Times
 5 ns

 Timing Reference Level
 1.5V

 Output Load
 1 TTL Load + 100 pF

AC CHARACTERISTICS (READ CYCLE)

 $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %

READ CYCLE


Symbol	Parameter	5164	SL-10	l lake
	Parameter	Min	Max	Units
t _{RC}	READ Cycle Time	100		ns
t _{AA}	Address Access Time		100	ns
tacs	Chip Select Access Time*		100	ns
tон	Output Hold from Address Change	10		ns
t _{CLZ}	Chip Selection to Output in Low Z*	10		ns
t _{CHZ}	Chip Deselection to Output in High Z*	0	35	ns
toE	Output Enable Access Time	55		ns
t _{OLZ}	Output Enable to Output in Low Z	5		ns
t _{OHZ}	Output Disable to Output in High Z	0	35	ns

^{*}Timing parameters referenced to both CS1 and CS2.




TIMING DIAGRAMS (READ CYCLE)


READ CYCLE 1(1, 2, 4)




READ CYCLE 2(1, 3, 4, 6)



READ CYCLE 3(1, 4, 7)



READ CYCLE 4(1)



NOTES:

- 1. WE is high for READ cycle.
- 2. Device is continuously selected $\overline{CS1} = V_{||L|}$ and $CS2 = V_{||H|}$.

 3. Address valid prior to or coincident with $\overline{CS1}$ transition low.
- 4. $\overline{OE} = V_{IL}$.
- 5. Transition is measured ±500 mV from steady state. This parameter is sampled and not 100% tested.
- 6. CS2 is high.
 7. CS1 is low.




AC CHARACTERISTICS (WRITE CYCLE)

WRITE CYCLE

Symbol	Parameter	5164	SL-10	11-14-
	rarameter	Min	Max	Units
t _{WC}	Write Cycle Time	100		ns
tcw	Chip Selection to End of Write	70		ns
t _{AW}	Address Valid to End of Write	80		ns
tas	Address Set-Up Time	0		ns
t _{WP}	Write Pulse Width	60		ns
t _{WR}	Write Recovery Time	15		ns
t _{DW}	Data Valid to End of Write	40		ns
t _{DH}	Data Hold Time	15		ns
^t wnz	Write Enable to Output in High Z	0	35	ns
tow	Output Active from End of Write	10		ns
^t OHZ	Output Disable to Output in High Z	0	35	ns


TIMING DIAGRAMS (WRITE CYCLE)





TIMING DIAGRAMS (WRITE CYCLE) (Continued)

WRITE CYCLE 2(1, 6)



NOTES:

- 1. WE must be high during address transitions.
- A write occurs during the overlap (twp) of a low CS, a high CS, and a low WE.
 twn is measured from the earlier of CS or WE going high or CS going low to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CS low transition or the CS high transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$) 7. DOUT is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
 9. If CS is low and CS is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500 mV from steady state. This parameter is sampled and not 100% tested.
- 11. tow is measured from the later of $\overline{\text{CS}}$ going low or CS going high to the end of write.



PACKAGE OUTLINES




Figure 2. 28-Lead Plastic Dual In-Line Package




Figure 3. 28-Lead Small Out-Line Package (PG)