

FEATURES

- 32,768 × 8 bit organization
- Access times:
 - LH57254J: 70/90 ns
 - LH57254: 90 ns
- Single +5 V power supply
- High speed programming:
Compatible to INTEL intelligent programming™ algorithm
(128 second programming)
- Low power consumption:
Operating: 420 mW (MAX.)
Standby: 78.8 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27256
- Packages:
 - EPROM
28-pin, 600-mil CERDIP
 - OTPROM
28-pin, 600-mil DIP
- JEDEC standard pinout

DESCRIPTION

The LH57254J is a CMOS UV erasable and electrically programmable read-only-memory organized as 32,768 × 8 bits. It is pin compatible with the Intel i27256, and designed to have fast access time.

The LH57254 is a one-time PROM packaged in plastic DIP.

PIN CONNECTIONS




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH57254/J Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₀ - A ₁₄	Address input	
O ₀ - O ₇	Data output (input)	1
CE/PGM	Chip Enable/Program input	
OE	Output Enable	

NOTE:

1. O₀ - O₇ pins are also used to input data to the column output controller through input buffers in programming mode.

SIGNAL	PIN NAME	NOTE
V _{PP}	Program power	
V _{CC}	Power supply	
GND	Ground	

TRUTH TABLE

MODE		O ₀ - O ₇	CE/PGM	OE	V _{CC}	V _{PP}
Read	Read	Data out	L	L	+5 V	+5 V
	Output disable	High-Z	L	H	+5 V	+5 V
	Standby	High-Z	H	X	+5 V	+5 V
Program	Program	Data in	L	H	+6 V	+12.5 V
	Program verify	Data out	H	L	+6 V	+12.5 V
	Program inhibit	High-Z	H	H	+6 V	+12.5 V

NOTE:

X = H or L, H = V_{IH}, L = V_{IL}

ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.6 to +7.0	V	1
	V _{PP}	-0.6 to +13.5		
	V _{IN} , V _{OUT}	-0.6 to +7.0		
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{tsg}	-65 to +150	°C	2
		-55 to +150		3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.
Maximum ratings are those values beyond which damage to the device may occur.
2. Applied to ceramic package.
3. Applied to plastic package.

RECOMMENDED OPERATING CONDITIONS (Read Mode) (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
	V _{PP}	4.75	5.0	5.25	
Input "Low" voltage		V _{IL}	-0.1	0.8	V
Input "High" voltage		V _{IH}	2.2	V _{CC} + 0.3	V

DC CHARACTERISTICS (Read Mode) (V_{CC} = 5 V ± 5%, V_{PP} = V_{CC}, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V _{IL}		-0.1		0.8	V	
Input "High" voltage	V _{IH}			2.2	V _{CC} + 0.3	V	
Output "Low" voltage	V _{OL}	I _{OL} = 16 mA			0.45	V	
Output "High" voltage	V _{OH}	I _{OH} = -4 mA	2.4			V	
Input leakage current	I _{LI}	V _{IN} = GND or V _{CC}	-10		10	μA	
Output leakage current	I _{LO}	V _{OUT} = GND or V _{CC}	-10		10	μA	
V _{CC} operating current	I _{CC1}	CE/PGM = GND ± 0.3 V			80	mA	1, 2
	I _{CC2}	CE/PGM = V _{IL}			80	mA	1, 3
V _{PP} supply current	I _{PP}	V _{PP} = V _{CC}			100	μA	
V _{PP} pin voltage	V _{PP}		V _{CC} - 0.4		V _{CC}	V	
V _{CC} standby current	I _{SB1}	CE/PGM = V _{CC} ± 0.3 V			15	mA	4
	I _{SB2}	CE/PGM = V _{IH}			30	mA	5

NOTES:

1. Minimum cycle time, I_{OUT} = 0 mA
2. CMOS level: V_{IN} = GND ± 0.3 V or V_{CC} ± 0.3 V
3. TTL level: V_{IL} or V_{IH}
4. All inputs are fixed at CMOS level.
5. All inputs are fixed at TTL level.

AC CHARACTERISTICS (Read Mode) ($V_{CC} = V_{PP} = 5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$)

PARAMETER	SYMBOL	LH57254J-70		LH57254J-90 LH57254-90		UNIT
		MIN.	MAX.	MIN.	MAX.	
Address to output delay ($\overline{CE}/\overline{PGM} = V_{IL}$)	t_{ACC}		70		90	ns
\overline{CE} to output delay ($\overline{OE} = V_{IL}$)	t_{CE}		70		90	ns
\overline{OE} to output delay ($\overline{CE}/\overline{PGM} = V_{IL}$)	t_{OE}		25		30	ns
Output enable high to output float	t_{DF}	0	25	0	30	ns
Address to output hold	t_{OH}	10		10		ns

AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0 V to 3 V
Input rise/fall time	$\leq 10 \text{ ns}$
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 4. Output Load Circuit

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$		4	6	pF
Output capacitance	C_{OUT}	$V_{OUT} = 0 \text{ V}$		8	12	pF




Figure 3. Timing Diagram (Read Mode)

RECOMMENDED OPERATING CONDITIONS (Program Mode) ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	5.75	6.0	6.25	V
	V _{PP}	12.2	12.5	12.8	
Input "Low" voltage	V _{IL}	-0.1		0.45	V
Input "High" voltage	V _{IH}	2.4		V _{CC} + 0.3	V

DC CHARACTERISTICS (Program Mode)**($V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$)**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	I _{LI}	V _{IN} = V _{CC} or 0.45 V	-10		10	µA
V _{CC} supply current	I _{CC}				80	mA
V _{PP} supply current	I _{PP}	CE/PGM = V _{IL}			50	mA
Input "Low" voltage	V _{IL}		-0.1		0.45	V
Input "High" voltage	V _{IH}		2.4		V _{CC} + 0.3	V
Output "Low" voltage	V _{OL}	I _{OL} = 16 mA			0.45	V
Output "High" voltage	V _{OH}	I _{OH} = -4 mA	2.4			V

AC CHARACTERISTICS (Program Mode)**($V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	t _{AS}	2			µs
Data setup time	t _{DS}	2			µs
Output enable setup time	t _{OES}	2			µs
Address hold time	t _{AH}	0			µs
Data hold time	t _{DH}	2			µs
Output enable time	t _{OE}			150	ns
Output disable time	t _{DF}	0		150	ns
V _{PP} setup time	t _{VPS}	2			µs
V _{CC} setup time	t _{VCS}	2			µs
Program pulse width	t _{PW}	0.95	1.0	1.05	µs
Add PGM pulse width *	t _{OPW}	2.85		78.75	ms
Program pulse count	N	1		25	TIMES

* This width is defined by the Program Flowchart (Figure 6).

PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH57254 and LH57254J have all $32,768 \times 8$ bits in the "1", or high state. "0's" are loaded into the LH57254 and LH57254J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the V_{PP} pin and CE/PGM is at V_{IL}. A 0.1 μ F capacitor between V_{PP} and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57254J to an ultra-violet light source. A dosage of 15 W-second/cm² is required to completely erase an LH57254J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (\AA)) with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 20 to 30 minutes. The LH57254J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57254J and similar devices will erase with light sources having wave-length shorter than 4,000 \AA .

Although erasure times will be much longer than with UV sources at 2,537 \AA , the exposure to fluorescent light and sunlight will eventually erase the LH57254J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.
2. V_{PP} must not be greater than 13.5 volts including overshoot.
3. During CE/PGM = V_{IL}, V_{PP} must not be switched from V_{CC} to 12.5 volts or vice-versa.
4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.





Figure 5. Timing Diagram (Program Mode)



57254-6

Figure 6. Programming Flowchart

ORDERING INFORMATION

LH57254	X	- ##	
Device Type	Package	Speed	
		70 * 90 Access Time (ns)	
		OTPROM Blank 28-pin, 600-mil DIP (DIP28-P-600) EPROM J 28-pin, 600-mil CERDIP (WDIP28-G-600)	
CMOS 256K (32K x 8) OTPROM/EPROM			

* EPROM Only

Example: LH57254J-70 (CMOS 256K (32K x 8) EPROM, 70 ns, 28-pin, 600-mil CERDIP)

57254-7