# Temperature Sensing Power MOSFET 

Kandarp Pandya

## INTRODUCTION

Vishay Siliconix temperature-sensing power MOSFETs promote reliability in end products by giving an additional means of protection to power circuitry from current overloads and excessive temperatures. The new devices work by using the falling forward voltage of on-chip diodes to detect increases in device temperature. This voltage is then fed into circuitry allowing the MOSFET to shut off power to the application if excessive temperature is detected.

## DEVICE STRUCTURE

Vishay Siliconix temperature-sensing MOSFETs integrate an electrically isolated poly-silicon diode on the same die as the MOSFET (Figure 1). Because the MOSFET and the diode are so close together, the diode temperature tracks the MOSFET temperature. The forward voltage drop of the polysilicon diode is inversely proportional to its own junction temperature and by extension to the junction temperature of the MOSFET. Quantifying this, the temperature coefficient of the forward voltage drops is approximately $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. (Figure 2)

Figure 3 shows the data sheet specifications for a typical Vishay Siliconix temperature sensing power MOSFET. This particular device is packaged in a modified 5-pin D²PAK. Gate, drain, and source are located respectively on pins 1,3 , and 5.

FIGURE 1. Structure of a Temperature Sensing Power MOSFET


The tab connected to pin 3 serves as the main drain connection. The temperature sensing diodes are terminated as $T_{1}$ and $T_{2}$ on pins 2 and 4 respectively. Schematically, the diodes, $D_{1}$ and $D_{2}$ are parallel connected. The electrical isolation of these diodes from main MOSFET facilitates non polarized biasing, eliminating the need for any level shifting in the control circuit even when the MOSFET is configured for high-side control.

Figure 4 shows basic specifications for the temperature sensing diode. The actual values of the temperature sensing diode's forward voltage drop depend on the forward biasing current. The sensing diode's forward voltage ( $\mathrm{V}_{\mathrm{FD} 1}$ and $\mathrm{V}_{\mathrm{FD} 2}$ ) ranges from a minimum of 675 mV to the maximum of 735 mV at the forward bias current ( $\mathrm{I}_{\mathrm{F}}$ ) of $250 \mu \mathrm{~A}$. This variation results from manufacturing tolerances. The forward voltage increase, $\Delta \mathrm{V}_{\mathrm{F}}$, ranges from a minimum of 25 mV at $\mathrm{I}_{\mathrm{F}}=125 \mu \mathrm{~A}$ to the maximum of 50 mV at $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$. This shows the effect of the bias current.

The cumulative effect can be seen in Figure 2, where sensing diode forward voltage is plotted against junction temperature. The forward bias current determines the operating line. The negative temperature co-efficient of forward voltage drop is evident from the slope of the characteristics. The diode drop varies along this line in accordance with the MOSFET junction temperature.

Sense Diode Forward Voltage vs. Temperature


FIGURE 2.

Vishay Siliconix
$D^{2}$ PAK

TO-263, 5 Leads


Notes:
a. Package limited.


FIGURE 3. Basic Specifications

MOSFET SPECIFICATIONS ( $\mathbf{T}_{\mathbf{J}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ UNLESS OTHERWISE NOTED)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static |  |  |  |  |  |  |
| Sense Diode Forward Voltage | $\mathrm{V}_{\text {FD1 }}$ | $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ | 675 |  | 735 | mV |
|  | $\mathrm{V}_{\mathrm{FD} 2}$ | $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ | 675 |  | 735 |  |
| Sense Diode Forward Voltage Increase | $\Delta \mathrm{V}_{\mathrm{F}}$ | From $\mathrm{I}_{\mathrm{F}}=125 \mu \mathrm{~A}$ to $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ | 25 |  | 50 |  |
| Forward Transconductance ${ }^{\text {NO }}$ TAG | $\mathrm{g}_{\text {fs }}$ | $V_{D S}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=20 \mathrm{~A}$ |  | 35 |  | S |

FIGURE 4. Sense Diode Specifications

## DESIGN EXAMPLE

In the following design example, a simple comparator circuit utilizes the diode's forward voltage drop to sense the MOSFET junction temperature and implement self-protection of the

MOSFET against overtemperature in a control circuit. Figure 5 is a load switch controlling a floating load on the high side using the SUB60N04-15LT temperature-sensing power MOSFET.


FIGURE 5. Schematic Diagram

## Design Criteria used are as follows:

## (a) Functional requirements

- 5-V logic-level signal at the input terminal biases the polysilicon diode with $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ and turns on the MOSFET
- Protection circuit turns off the MOSFET before its junction temperature reaches maximum permitted limit of $175^{\circ} \mathrm{C}$
- Protection circuit enables cyclic turn-on and turn-off under continuous overload or short circuit conditions, without allowing the junction temperature to exceed the maximum permissible limit


## (b) Assumptions

- 5-V logic-level power supply ( $\mathrm{V}_{\mathrm{LL}}$ ) for the control circuit is independent of overload or shorted load on the MOSFET side
- Power supply source on load side is capable of supplying continuous overload/short circuit current
- The conducting paths on the PC board, around the load, and the power supply are capable of carrying short circuit currents

The basic circuit configuration is the same for any Vishay Siliconix temperature sensing power MOSFET. However, to obtain the desired trip points, the values of the following components must be selected and or caluculated:

- Resistor $\mathrm{R}_{3}$ to set the poly-diode bias current
- Resistors $R_{4}$ and $R_{7}$ to set the hysteresis voltage
- Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ to set the reference voltage


## Design calculations (Refer to Figure 5):

## Step 1

Select the polysilicon diode bias current: $I_{F}=250 \mu \mathrm{~A}$

## Step 2

Resistor $\mathrm{R}_{3}$ establishes the polysilicon diode bias current as follows:

$$
\begin{aligned}
\mathrm{R}_{3} & =\left(\mathrm{V}_{\mathrm{LL}}-\mathrm{V}_{\mathrm{F}} @ 25^{\circ} \mathrm{C}\right) / \mathrm{I}_{\mathrm{F}} \\
& =(5 \mathrm{~V}-0.7 \mathrm{~V}) / 250 \mu \mathrm{~A} \\
& =18 \mathrm{k} \Omega
\end{aligned}
$$

## Step 3

Select temperature hysteresis: $10^{\circ} \mathrm{C}$

A temperature coefficient of $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ translates into a voltage hysteresis of $\mathrm{V}_{\text {HYS }}=20 \mathrm{mV}$. This is adequate to ensure jitter free, snap-action turn-on and turn-off of the power MOSFET.

## Step 4

Calculate values of resistors $\mathrm{R}_{4}$ and $\mathrm{R}_{7}$ using the following equation:
$\mathrm{V}_{\text {HYS }}=\left[\mathrm{R}_{7} /\left(\mathrm{R}_{7}+\mathrm{R}_{4}\right)\right] \times \mathrm{V}_{\text {OUT }}$
When the op-amp output is high, $\mathrm{V}_{\text {OUT }}=4.8 \mathrm{~V}$
Hence,

$$
\begin{aligned}
{\left[R_{7} /\left(R_{7}+R_{4}\right)\right] } & =V_{\mathrm{HYS}} / \mathrm{V}_{\mathrm{OUT}} \\
& =20 \mathrm{mV} / 4.8 \mathrm{~V}
\end{aligned}
$$

By selecting a value of $560-\mathrm{k} \Omega$ for resistor $\mathrm{R}_{4}$, we ensure that less than $10 \mu \mathrm{~A}$ is used in the feedback loop and most of the op-amp output current is available for the gate drive.

Substituting the value of resistor $\mathrm{R}_{4}$ in the equation
$\left[R_{7} /\left(R_{7}+R_{4}\right)\right]=20 \mathrm{mV} / 4.8 \mathrm{~V}$
$\left[R_{7} /\left(R_{7}+560 \mathrm{k} \Omega\right)\right]=20 \mathrm{mV} / 4.8 \mathrm{~V}$
resistor $\mathrm{R}_{7}=2.4 \mathrm{k} \Omega$
When op-amp output is low

$$
\begin{aligned}
V_{\text {HYS }} & =\left[R_{7} /\left(R_{7}+R_{4}\right)\right] \times V_{\text {OUT }} \\
& =[2.4 \mathrm{k} \Omega /(2.4 \mathrm{k} \Omega+560 \mathrm{k} \Omega)] \times<0.2 \mathrm{~V} \\
& =<1 \mathrm{mV}, \text { negligible. }
\end{aligned}
$$

## Step 5

Determine reference voltage $\mathrm{V}_{\mathrm{REF}}$.
The $\mathrm{V}_{\text {REF }}$ sets the trip point used by the op-amp comparator. Select the maximum trip temperature $T_{J}=170^{\circ} \mathrm{C}$, which is less than $175^{\circ} \mathrm{C}$, the maximum temperature rating of the device.

As shown in Figure 6, now create new set of curves for maximum and minimum $V_{F D}$ vs. $T_{J}$ and $V_{F D}+V_{H Y S}$ vs. $T_{J}$ using the following datasheet information:

Use the slope of the curve $\mathrm{V}_{\mathrm{FD}}$ vs. $\mathrm{T}_{J}$ at $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ (Figure 2).
Use the maximum and the minimum values of $\mathrm{V}_{\mathrm{FD}}$ at $\mathrm{I}_{\mathrm{F}}=$ $250 \mu \mathrm{~A}$ (Figure 4).

Superimpose the value of hysteresis voltage, $\mathrm{V}_{\mathrm{HYS}}=20 \mathrm{mV}$ from Step 3, to create the curves for $\mathrm{V}_{\mathrm{FD}(\max )}+\mathrm{V}_{\text {HYS }}$ vs. $\mathrm{T}_{J}$ and $\mathrm{V}_{\mathrm{FD}(\mathrm{min})}+\mathrm{V}_{\mathrm{HYS}}$ vs. $\mathrm{T}_{J}$. (Figure 6).

## Vishay Siliconix



FIGURE 6. Maximum and Minimum $\mathrm{V}_{\mathrm{FD}}$ vs. $\mathrm{T}_{\mathrm{J}}$ and Maximum and Minimum $\mathrm{V}_{\mathrm{FD}}+\mathrm{V}_{\mathrm{HYS}}$ Curves

To ensure that maximum trip temperature equals $170^{\circ} \mathrm{C}$, determine the voltage where $\mathrm{V}_{\mathrm{FD}(\max )}+\mathrm{V}_{\mathrm{HYS}}$ intersects $170^{\circ} \mathrm{C}$ in Figure 6. This is the value of the reference voltage, $\mathrm{V}_{\text {REF }}=490 \mathrm{mV}$. Also determine the temperature where $\mathrm{V}_{\mathrm{FD}(\text { min })}+\mathrm{V}_{\mathrm{HYS}}$ intersects $\mathrm{V}_{\mathrm{REF}}$. This is the minimum trip temperature, or $135^{\circ} \mathrm{C}$.

The following equation defines the value of the voltage divider components, resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ :
$\mathrm{V}_{\text {REF }}=\left[\mathrm{V}_{\mathrm{CC}} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right] \times \mathrm{R}_{2}$
Hence,

$$
\begin{aligned}
\left(R_{1}+R_{2}\right) / R_{2} & =V_{C C} / V_{R E F} \\
& =5 \mathrm{~V} / 490 \mathrm{mV}
\end{aligned}
$$

Now select the resistor $\mathrm{R}_{1}=200 \mathrm{k} \Omega$

Substituting the value of $R_{1}$ in the above equation, resistor $R_{2}$ $=22 \mathrm{k} \Omega$

## Step 6

The value of resistor $R_{5}=18 \mathrm{k} \Omega$ is selected to facilitate monitoring of gate output signal without loading the op-amp output. The value of resistor $\mathrm{R}_{6}=560 \Omega$ ensures adequate gate current. More importantly, $\mathrm{R}_{6}$ provides isolation between the MOSFET and the op-amp in case of catastrophic failure from either side.

Step 7

The values of capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$ are chosen to provide necessary noise immunity.

## CIRCUIT OPERATION

Let us assume that the forward voltage drop for the device in use is at the maximum value, i.e., $\mathrm{V}_{\mathrm{FD}(\max )}=735 \mathrm{mV}$ at $25^{\circ} \mathrm{C}$ and $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$.

## (a)Normal Condition

## (i) MOSFET "OFF"

The logic-level low at the input can't bias the sense diode adequately. The resulting forward diode voltage drop, $\mathrm{V}_{\mathrm{FD}}$, is much lower than the reference voltage $\mathrm{V}_{\mathrm{REF}}=490 \mathrm{mV}$, established by voltage divider resistors $R_{1}$ and $R_{2}$. The op-amp output remains low. The gate drive is not available for the MOSFET, which remains in the off state.

## (ii) MOSFET "ON"

The logic-level high, i.e. 5 V at the input, provides a bias current of $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A}$ for the sense diode through resistor $\mathrm{R}_{3}$. Under normal conditions, the resulting $\mathrm{V}_{\mathrm{FD}}$ is greater than $\mathrm{V}_{\text {REF }}$. The op-amp output switches to high state, i.e. $\mathrm{V}_{\text {OUT }}=$ 4.8 V . This is the logic level gate drive to turn on the MOSFET.

In addition, the 4.8 V on the op-amp output provides a hysterisis voltage $\mathrm{V}_{\mathrm{HYS}}=20 \mathrm{mV}$, by means of positive feedback derived through resistors $\mathrm{R}_{4}$ and $\mathrm{R}_{7}$. The signal at the non-inverting, ' + ' input of the op-amp is a superposition of $\mathrm{V}_{\mathrm{FD}(\text { max })}$ and $\mathrm{V}_{\text {HYS }}$. Thus the op-amp compares $\mathrm{V}_{\text {REF }}$ against $\mathrm{V}_{\mathrm{FD}(\text { max })}+\mathrm{V}_{\mathrm{HYS}}$.

## (b) Fault Condition

The fault condition arises only when the MOSFET is on, and when any one or more of the following conditions are present: (1) overload, (2) short-circuited load, (3) overvoltage, or (4) inadequate gate drive. The MOSFET junction and sense diode temperature rise. $\mathrm{V}_{\mathrm{FD}(\max )}$ drops with the rise in the diode/MOSFET junction temperatures. Effectively, the voltage at the non-inverting, ' + ' input of the op-amp, $\mathrm{V}_{\mathrm{FD}(\max )}+\mathrm{V}_{\mathrm{HYS}}$, drops (Figure 7). The op-amp output switches to the low state when $\mathrm{V}_{\mathrm{FD}(\text { max })}+\mathrm{V}_{\mathrm{HYS}}$ drops below $\mathrm{V}_{\mathrm{REF}}$. The MOSFET switches off before its junction temperature exceeds the rated temperature of $175^{\circ} \mathrm{C}$.

## (c) Cyclical operation under fault conditions

Now, with MOSFET turned off, the $\mathrm{V}_{\mathrm{HYs}}$ is removed. The operation shifts from the $\mathrm{V}_{\mathrm{FD}(\text { max })}+\mathrm{V}_{\mathrm{HYS}}$ curve to the $\mathrm{V}_{\mathrm{FD}(\text { max })}$ curve only (Figure 7). This shift ensures jitter free turn-off as the $\mathrm{V}_{\mathrm{REF}}=490 \mathrm{mV}$ is now compared with only $\mathrm{V}_{\mathrm{FD}(\max )}=$

470 mV at $\mathrm{T}_{J}=170^{\circ} \mathrm{C}$. Since there is no current flow, the MOSFET die cools down, the diode temperature starts dropping back towards ambient, and the voltage $\mathrm{V}_{\mathrm{FD}(\text { max })}$ rises from 470 mV . When $\mathrm{V}_{\mathrm{FD}(\max )}=\mathrm{V}_{\mathrm{REF}}=490 \mathrm{mV}$ at $\mathrm{T}_{J}=$ $160^{\circ} \mathrm{C}$, the MOSFET turns on again. The operation shifts from $\mathrm{V}_{\mathrm{FD}(\text { max })}$ to the $\mathrm{V}_{\mathrm{FD}(\text { max })}+\mathrm{V}_{\text {HYS }}$ path. Again, the shift results from addition of the hysterisis voltage and provides jitter free turn-on. This time $\mathrm{V}_{\text {HYS }}=20 \mathrm{mV}$ is added to $\mathrm{V}_{\mathrm{FD}(\max )}=$ 490 mV . Now the $\mathrm{V}_{\text {REF }}=490 \mathrm{mV}$ is compared with $\mathrm{V}_{\mathrm{FD}(\max )}$ $+\mathrm{V}_{\mathrm{HYS}}=490+20=510 \mathrm{mV}$. The prevailing fault condition leads to a rise in junction temperature and voltage drop in $\mathrm{V}_{\mathrm{FD}(\max )}+\mathrm{V}_{\text {HYS }}$. The cycle repeats as long as the fault condition exists.

Cyclical operation under fault conditions is highlighted with arrow-headed traces in Figure 7.

Two sets of curves describe the difference in the circuit behavior with respect to tripping temperatures for a given device. Thus a device with maximum possible $\mathrm{V}_{\mathrm{FD}}$ of 735 mV at $25^{\circ} \mathrm{C}$ will cycle between $170^{\circ} \mathrm{C}$ and $160^{\circ} \mathrm{C}$ respectively for MOSFET turn-off and turn-on as described above. A device with a minimum possible $\mathrm{V}_{\mathrm{FD}}$ of 675 mV at $25^{\circ} \mathrm{C}$ will cycle between $135^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$.

In this manner, the self-protecting feature remains active during fault conditions over the entire tolerance range of the part. This is the most important capability of the circuit for a successful application.


FIGURE 7. Cyclic Operation Under Fault Condition

# APPENDIX A: BILL-OF-MATERIAL 

| Item | Qty | Designator | Part Type | Description | Footprint | Part Number | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $\mathrm{R}_{1}$ | $200 \mathrm{k} \Omega$ | Resistor, 0.1 W, 1\% | 805 | CRCW08052003F | Vishay Dale |
| 2 | 1 | $\mathrm{R}_{2}$ | $22 \mathrm{k} \Omega$ | Resistor, 0.1 W, 1\% | 805 | CRCW08052202F | Vishay Dale |
| 3 | 2 | $\mathrm{R}_{3}, \mathrm{R}_{5}$ | $18 \mathrm{k} \Omega$ | Resistor, $0.1 \mathrm{~W}, 5 \%$ | 805 | CRCW0805183J | Vishay Dale |
| 4 | 1 | $\mathrm{R}_{4}$ | $560 \mathrm{k} \Omega$ | Resistor, 0.1 W, 1\% | 805 | CRCW0805564F | Vishay Dale |
| 5 | 1 | $\mathrm{R}_{6}$ | $560 \Omega$ | Resistor, 0.1 W, 5\% | 805 | CRCW0805561J | Vishay Dale |
| 6 | 1 | $\mathrm{R}_{7}$ | $2.4 \mathrm{k} \Omega$ | Resistor, 0.1 W, 1\% | 805 | CRCW0805242F | Vishay Dale |
|  |  |  |  |  |  |  |  |
| 7 | 1 | $\mathrm{C}_{1}$ | 560 pF | Capacitor, Ceramic, 25 V | 805 | VJ0805Y561JXAA | Vishay Vitramon |
| 8 | 2 | $\mathrm{C}_{2}, \mathrm{C}_{3}$ | $0.1 \mu \mathrm{~F}$ | Capacitor, Ceramic, 25 V | 805 | VJ0805Y104JXAA | Vishay Vitramon |
|  |  |  |  |  |  |  |  |
| 9 | 1 | $Q_{1}$ | 40 V | Temperature Sense MOSFET | D2PAK | SUB60N04-15LT | Vishay Siliconix |
|  |  |  |  |  |  |  |  |
| 10 | 1 | $U_{1}$ | LMV321M5 | IC, Low Voltage Op Amp | SC70-5 |  | Multi-Source |

APPENDIX B: VISHAY SILICONIX TEMPERATURE SENSING POWER MOSFETS

| Device <br> Number | Gender | Breakdown Voltage <br> $\mathbf{( V )}$ | Maximum On-Resistance <br> $(\mathbf{m} \Omega)$ | Maximum I <br> $(\mathbf{A})$ | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUB60N04-15LT | N-Channel | 40 | 15 | 60 | $D^{2}$ PAK |
| SUB50N04-07LT | N-Channel | 40 | 7 | 50 | $D^{2}$ PAK |
| SUB50P05-13LT | P-Channel | 50 | 13 | 50 | D2PAK |
| SUC75N04-04T | N-Channel | 30 | 4 | 75 | Die Form |

Note: For current products visit the Vishay website.

