

## 41LF, 41LR, 41LS, and 41LT Quad Differential Line Receivers

### Features

- Pin equivalent to the general-trade 26LS32 device, with improved speed and reduced power consumption
- High input impedance  $\approx 8 \text{ k}\Omega^*$
- Four line receivers per package
- Logic which converts differential logic levels to TTL output logic levels
- 200 Mbits/s maximum data rate when used with the 41Lx or 41Mx drivers
- Meets ESDI standards
- 7 ns maximum propagation delay
- $<0.20 \text{ V}$  input sensitivity (typical)
- $-1.2 \text{ V}$  to  $+7.2 \text{ V}$  common-mode range
- $0^\circ\text{C}$  to  $85^\circ\text{C}$  ambient operating temperature range
- Single  $5 \text{ V}$  supply
- Output defaults to logic 1 when inputs are left open<sup>†</sup>

\* Except 41LR and 41LT which have built-in resistors.


† This feature is available on all device types except the 41LF.

### Description

The 41LF, 41LR, 41LS, 41LT Quad Differential Line Receiver integrated circuits receive digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels. All devices in this family have four receivers with a common enable function. The 41LF, 41LR, 41LS, 41LT receivers are pin equivalent to the general-trade 26LS32 devices, but offer increased speed and decreased power consumption. The 41LF and 41LS receivers require the customer to supply external termination resistors on the circuit board. The 41LR receivers have a  $110 \Omega$  termination resistor between the differential inputs of each receiver. The 41LT receivers have a  $120 \Omega$  termination resistor, which is centertapped by a  $90 \Omega$  resistor to ground, between the differential inputs of each receiver. The 41LS is functionally equivalent to the 41LF except that the 41LS has the output default feature listed on the left.

The packaging options that are available for the quad differential line receivers include a 16-pin DIP (41LF, 41LR, 41LS, 41LT), a 16-pin J-lead SOJ (1041LF, 1041LR, 1041LS, 1041LT), a 16-pin gull-wing SOIC (1141LF, 1141LR, 1141LS, 1141LT), and a 16-pin narrow-body gull-wing SOIC (1241LF, 1241LR, 1241LS, 1241LT).

Pin Information



Note: The device is disabled when E = 0 and  $\bar{E}$  = 1.

Figure 1. 41LF, 41LR, 41LS, and 41LT Logic Diagrams

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	Vcc	—	7.0	V
Ambient Operating Temperature	TA	0	85	°C
Storage Temperature	Tstg	-40	125	°C


Handling Precautions

**CAUTION: This device is susceptible to damage as a result of electrostatic discharge. Take proper precautions during both handling and testing. Follow guidelines such as JEDEC Publication No. 108-A (Dec. 1988).**

AT&T employs a human-body model (HBM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. 41 Series receiver differential inputs are not equipped with ESD

protection. The standard HBM (resistance = 1.5 kΩ, capacitance = 100 pF) is used. The HBM ESD threshold voltages presented here were obtained using this circuit.

HBM ESD Threshold Voltage	
Device	Rating
41 Series Receiver Differential Inputs (LF, LS) (LR, LT)	>100 V >1000 V
All other pins	>2000 V



## Electrical Characteristics

**Table 1. 41LF, 41LR, 41LS, and 41LT Power Supply Current Characteristics**

$T_A = 0\text{ }^\circ\text{C}$  to  $85\text{ }^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Current: 41LF, 41LR, 41LS, and 41LT All Outputs Disabled	$I_{CC}$	—	35	50	mA
All Outputs Enabled	$I_{CC}$	—	25	40	mA

**Table 2. 41LF, 41LR, 41LS, and 41LT Voltage and Current Characteristics**

$T_A = 0\text{ }^\circ\text{C}$  to  $85\text{ }^\circ\text{C}$ .

Parameter	Symbol	Min	Typ	Max	Unit
Output Voltage, $V_{CC} = 4.5\text{ V}$ : Low, $I_{OL} = 8.0\text{ mA}$ High, $I_{OH} = -400\text{ }\mu\text{A}$	$V_{OL}$ $V_{OH}$	— 2.5	— —	0.5 —	V V
Enable Input Voltages: Low, $V_{CC} = 5.5\text{ V}$ High, $V_{CC} = 4.5\text{ V}$	$V_{IL}^*$ $V_{IH}^*$	— 2.0	— —	0.7 —	V V
Minimum Differential Input Voltage, $V_{IH} - V_{IL}^\dagger$ $-0.80\text{ V} < V_{IH} < 7.2\text{ V}$ , $-1.2\text{ V} < V_{IL} < 6.8\text{ V}$	$V_{TH}^*$	—	0.1	0.20	V
Input Offset Voltage	$V_{OFF}^\ddagger$	—	0.15	—	V
Output Currents, $V_{CC} = 5.5\text{ V}$ : Off-state (high Z), $V_o = 0.4\text{ V}$ Off-state (high Z), $V_o = 2.4\text{ V}$ Short Circuit	$I_{oZL}$ $I_{oZH}$ $I_{oS}^\S$	— — -25.0	— — —	-20 20 -100	$\mu\text{A}$ $\mu\text{A}$ mA
Enable Input Currents, $V_{CC} = 5.5\text{ V}$ : Low, $V_{IN} = 0.4\text{ V}$ High, $V_{IN} = 2.7\text{ V}$ Reverse, $V_{IN} = 5.5\text{ V}$	$I_{iL}$ $I_{iH}$ $I_{iH}$	— — —	— — —	-400 20 100	$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$
Differential Input Currents (41LF, 41LS): Low, $V_{IN} = -1.2\text{ V}$ High, $V_{IN} = 7.2\text{ V}$	$I_{iL}$ $I_{iH}$	— —	— —	-1.0 1.0	mA mA
Differential Input Impedance (41LR) Connected Between $RI^+$ and $RI^-$	$R_0$	—	110	—	$\Omega$
Differential Input Impedance (41LT)**	$R_1$ $R_2$	— —	60 90	— —	$\Omega$ $\Omega$


\* The input levels and difference voltage provide zero noise immunity and should be tested only in a static, noise-free environment.

† Outputs of unused receivers assume a logic 1 level when the inputs are left open. (This feature is available on all devices except the 41LF receivers.)

‡ Input offset is not applicable to 41LF devices.

§ Test must be performed one lead at a time to prevent damage to the device.

\*\* See Figure 2.



12-2819BC

**Figure 2. 41LT Termination Resistor Configuration**

Note: It is recommended that all unused positive inputs be tied to the positive power supply for the 41LF and 41LS parts.


## Timing Characteristics

**Table 3. 41LF, 41LR, 41LS, and 41LT Timing Characteristics** (See Figures 3 and 4.)


Output propagation-delay test circuit connected to output (see Figure 5).

$T_A = 25\text{ }^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ .

Symbol	Parameter	Typ	Max	Unit
$t_{PLH}$	Propagation Delay: Input to Output High Input to Output Low	3.5	7.0	ns
$t_{PHL}$		4.5	7.0	ns
$t_{PHZ}$	Disable Time, $C_L = 5\text{ pF}$ : High to High Impedance Low to High Impedance	10	15	ns
$t_{PLZ}$		10	15	ns
$t_{PZH}$	Enable Time, $C_L = 5\text{ pF}$ : High Impedance to High High Impedance to Low	10	15	ns
$t_{PZL}$		10	15	ns




**Figure 3. Receiver Propagation Delay Timing**



**Figure 4. Receiver Enable and Disable Timing**

## Test Conditions

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the 41 Series devices are measured with the following output load circuits:



12-2249C


\* Includes probe and jig capacitances.  
Note: All 458E or IN4148 diodes.

**Figure 5. Receiver Propagation Delay Test Circuit**

## Packaging Information

### 16-Pin, Plastic DIP, Through-Hole Mounting (41LF, 41LR, 41LS, 41LT)

Dimensions are in inches.




5-2643C

Notes:  
Meets JEDEC standards.  
Index may be semicircular notch or circular dimple located in the index area.

**Packaging Information** (continued)

**16-Pin, Plastic SOJ, Surface Mounting (1041LF, 1041LR, 1041LS, 1041LT)**

Dimensions are in inches.



Notes:  
Meets JEDEC standards.  
Index may be semicircular notch or circular dimple located in the index area.

AT&T Microelectronics


5-2666C

0050026 0011440 T80

**Packaging Information** (continued)

**16-Pin, Plastic SOIC (Gull Wing), Surface Mounting (1141LF, 1141LR, 1141LS, 1141LT)**

Dimensions are in inches.



5-2061C

Notes:  
 Meets JEDEC standards.


Index may be semicircular notch or circular dimple located in the index area.



### Packaging Information (continued)

#### 16-Pin, Plastic SOIC, Narrow Body, Gull Wing, Surface Mounting (1241LF, 1241LR, 1241LS, 1241LT)

Dimensions are in inches.



Notes:  
Meets JEDEC standards.  
Index may be semicircular notch or circular dimple located in the index area.

12-2595C

AT&T Microelectronics

0050026 0011442 853

## Ordering Information

Part Number	Functional Equivalent*	Package	Built-In Termination Resistor	Comcode
41LF	26LS32	Plastic DIP	None	103803730
1041LF	26LS32	Plastic SOJ	None	104371406
1041LF-TR	26LS32	Tape and Reel SOJ	None	105395164
1141LF	26LS32	Plastic SOIC	None	104378153
1141LF-TR	26LS32	Tape and Reel SOIC	None	105374201
1241LF	26LS32	Plastic SOIC/NB	None	106721848
1241LF-TR	26LS32	Tape and Reel SOIC/NB	None	107141186
41LR	26LS32	Plastic DIP	See Figure 6.	105633838
1041LR	26LS32	Plastic SOJ	See Figure 6.	105633846
1041LR-TR	26LS32	Tape and Reel SOJ	See Figure 6.	106420409
1141LR	26LS32	Plastic SOIC	See Figure 6.	105633861
1141LR-TR	26LS32	Tape and Reel SOIC	See Figure 6.	106420532
1241LR	26LS32	Plastic SOIC/NB	See Figure 6.	106721855
1241LR-TR	26LS32	Tape and Reel SOIC/NB	See Figure 6.	107141251
41LS	26LS32	Plastic DIP	None	106031099
1041LS	26LS32	Plastic SOJ	None	106036601
1041LS-TR	26LS32	Tape and Reel SOJ	None	106201940
1141LS	26LS32	Plastic SOIC	None	106036650
1141LS-TR	26LS32	Tape and Reel SOIC	None	106210932
1241LS	26LS32	Plastic SOIC/NB	None	106721863
1241LS-TR	26LS32	Tape and Reel SOIC/NB	None	107141269
41LT	26LS32	Plastic DIP	See Figure 7.	105633796
1041LT	26LS32	Plastic SOJ	See Figure 7.	105633804
1041LT-TR	26LS32	Tape and Reel SOJ	See Figure 7.	106420417
1141LT	26LS32	Plastic SOIC	See Figure 7.	105633812
1141LT-TR	26LS32	Tape and Reel SOIC	See Figure 7.	106410376
1241LT	26LS32	Plastic SOIC/NB	See Figure 7.	106721871
1241LT-TR	26LS32	Tape and Reel SOIC/NB	See Figure 7.	107202889

\* Identical in pinout and function; some electrical and timing specifications differ.




Figure 6. Built-In Termination Resistor




Figure 7. Built-In Y Termination Resistor