
32K x 8 Bit 3.3 Volt Fast Static RAM

The MCM6306D is fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic small-outline J-leaded package.


- Single 3.3 V Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 15, 20, and 25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 85 mA Maximum AC
- Fully 3.3 V CMOS Three State Output
- 1 mA Standby Mode

BLOCK DIAGRAM



MCM6306D





PIN NAMES						
A0 − A14						

www.DataSheet4U.com

TRUTH TABLE (X = Don't Care)

Ē	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1, ISB2	High-Z	_
L	Н	Н	Output Disabled	ICCA	High-Z	_
L	L	Н	Read	ICCA	Dout	Read Cycle
L	Х	L	Write	^I CCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 5.0	ν
Voltage Relative to VSS For Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5*	٧
Input or Output Current	lin, lout	± 20	mA
Power Dissipation	PD	0.5	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board in still air.

www.DataSheet4U.com

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 3.3 V \pm 0.3 V, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)‡	Vcc	3.0	3.3	3.6	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	٧
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 10% t_{AVAV} (min))

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to VCC)	likg(l)	_	±1	μА
Output Leakage Current (E = V _{IH} or G = V _{IH} , V _{out} = 0 to V _{CC})	lkg(O)	_	± 1	μА
TTL Output High Voltage (IOH = -4.0 mA)	∨он	2.4	_	V
TTL Output Low Voltage (I _{OL} = 8.0 mA)	V _{OL}	_	0.4	V
CMOS Output High Voltage (I _{OH} = - 100 μA)	V _{OH2}	V _{CC} - 0.1	_	٧
CMOS Output Low Voltage (I _{OL} = 100 μA)	V _{OL2}		0.1	V

POWER SUPPLY CURRENTS

Parameter	Symbol	-15	-20	-25	Unit
AC Active Supply Current (I _{Out} = 0 mA, V _{CC} = Max, f = f _{max})	ICCA	85	80	75	mA
AC Standby Current (E = V _{IH} , V _{CC} = Max, f = f _{max})	ISB1	20	18	16	mA
CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $\overline{E} \ge V_{CC}$ – 0.2 V)	ISB2	1	Datas	hoot 4	_mA

DataSheet4U.com

 $^{^{*}}$ V_{CC} + 2.0 V ac to V_{SS} – 2.0 V ac (Pulse width \leq 20 ns).

^{**} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 10% t_{AVAV} (min))

 $[\]ddagger$ For MCM6306DJ15B, 3.135 V \le V_{CC} \le 3.60 V

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C _{in}	6	pF
Control Pin Input Capacitance (E, G, W)	C _{in}	6	pF
1/O Capacitance	C _{I/O}	6	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Output Timing Measurement Reference Level 1.5 V Input Timing Measurement Reference Level 1.5 V Output Load Figure 1A Unless Otherwise Noted Input Pulse Levels 0 to 3.0 V Input Rise/Fall Time 5 ns

READ CYCLE (See Note 1)

		_	15	-20		-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	15	_	20		25		ns	2
Address Access Time	tavqv	_	15		20	_	25	ns	
Enable Access Time	. tELQV	_	15	_	20	_	25	ns	3
Output Enable Access Time	GLQV	_	8		10	_	12	ns	
Output Hold from Address Change	tAXQX	4		4		4	_	ns	6
Enable Low to Output Active .	†ELQX	4	Ī — Ī	4	T -	4	_	ns	4, 5, 6
Enable High to Output High-Z	tEHQZ	0	8	0	9	0	10	ns	4, 5, 6
Output Enable Low to Output Active	t _{GLQX}	0		0		0		ns	4, 5, 6
Output Enable High to Output High-Z	tGHQZ	0	7	0	8	0	10	ns	4, 5, 6
Power Up Time	^t ELICCH	0	<u> </u>	0	_	0	_	ns	
Power Down Time	^t EHICCL	_	15	—	20		25	ns	

NOTES:

- 1. W is high for read cycle.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- 3. Addresses valid prior to or coincident with E going low.
- 4. At any given voltage and temperature, teHOZ max is less than teLOX (min), and tGHOZ (max) is less than tGLOX (min), both for a given device and from device to device.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{II}$).

AC TEST LOADS




Figure 1A

Figure 1B


TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not) require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

www.DataSheet4U.com

DataSheet 4 U.com

READ CYCLE 1 (See Note 7)





DataSheet4U.com

www.DataSheet4U.com


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		-15 -20		∹	25				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	15	_	20		25	_	ns	3
Address Setup Time	t _{AVWL}	0	_	0	_	0	_	ns	
Address Valid to End of Write	†AVWH	12	<u> </u>	15	_	20	_	ns	
Write Pulse Width	twlwh,	12		15	. –	20	_	ns	
Write Pulse Width, G High	^t WLWH [,] ^t WLEH	10		12	_	15	_	ns	4
Data Valid to End of Write	HWVŒ	7		8		10		ns	
Data Hold Time	twhox	0	_	0		0	_	ns	
Write Low to Output High-Z	twlqz	0	7	0	8	0	10	ns	5,6,7
Write High to Output Active	twhqx	4	_	4	_	4	. –	ns	5,6,7
Write Recovery Time	twhax	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
- 5. At any given voltage and temperature, twLQZ max is less than twHQX min, both for a given device and from device to device.
- 6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (E Controlled, See Note 1)


		_	15	-20		25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	15	_	20	_	25		ns	2
Address Setup Time	†AVEL	0	_	0	_	0		ns	-
Address Valid to End of Write	t _{AVEH}	12	_	15	_	20		ns	·
Enable to End of Write	tELEH, tELWH	10	_	12	_	15	_	ns	3,4
Write Pulse Width	tWLEH	12	_	15	_	20		ns	
Data Valid to End of Write	†DVEH	7		8	_	10	_	ns	
Data Hold Time	tEHDX	0	_	0	<u> </u>	0	_	ns	
Write Recovery Time	†EHAX	0	_	0	_	0	_	ns	

NOTES:

DataSheet4U.com

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. All timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Note 1)



ORDERING INFORMATION (Order by Full Part Number)

MCM 6306D X XX X Shipping Method (R2 = Tape and Reel, Blank = Rails)

VCC Variance (Blank = ± 0.3 V, B = + 0.3 V, -5%)

Speed (15 = 15 ns, 20 = 20 ns, 25 = 25 ns)

WWW.DataSheet4U.com

Package (J = 300 mil SOJ)